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The  ATLAS Pixel  detector,  innermost  sub-detector  of  the  ATLAS experiment  at
LHC, CERN, can be sensibly tested in its entirety the first time after its installation in
2006. Because of the poor accessibility (probably once per year) of the Pixel detector
and tight scheduling the replacement of damaged modules after integration as well as
during operation will become a highly exposed business. Therefore and to ensure that
no affected parts will be used in following production steps, it is necessary that each
production step is accompanied by testing the components before assembly and make
sure the operativeness afterwards.
Probably 300 of about total 2000 semiconductor hybrid pixel detector modules will be
build at the Universität Dortmund. Thus a production test setup has been build up and
examined before starting serial  production. These tests contain the characterization
and inspection of the module components and the module itself under different envi-
ronmental conditions and diverse operating parameters. Once a module is assembled
the operativeness is tested with a radioactive source and the long-time stability is as-
sured by a burn-in. A fully electrical characterization is the basis for module selection
and sorting for the ATLAS Pixel detector. Additionally the charge collection behavior
of irradiated and non irradiated modules has been investigated in the H8 beamline
with 180 GeV pions.
he  Titan  Atlas,  son  of  the  Titan  Iapetus  and  the  Oceanid
Clymene,  nephew of  Zeus  and  king  of  the  legendary Atlantis
(country  of  Atlas)  tried  to  attack  the  Olympus  during  the
insurrection of the Titans against gods. Zeus punished him with the task
to carry the Earth on his shoulders for all times.
T
After  two generations  Hercules asked Atlas  to help him to fulfill  the
eleventh of his twelve labors, purging the sin of murdering his family.
Atlas, be all set to do everything not to carry the globe anymore, agreed
and stole the three golden apples, a wedding gift  from Hera to Zeus,
from the Garden of Hesperides. Hercules knew that only Atlas was able
to  approach  the  fierce  dragon  Ladon,  guarding  the  apples  carefully,
because Atlas owned the garden. Ladon was napping when he heard the
footsteps of Atlas. He glanced at his master and went back to sleep.
After Atlas realized he no longer had to carry the Earth on his shoulders
he told Hercules he would deliver the apples himself. Hercules told him
he did not  mind carrying the Earth,  but  first  he would need to get a
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Physics searches for general laws of nature and tries to quantify the nature by explain-
ing new phenomena and furthermore by finding fundamental relations between mea-
sured values in experiments.
The basic aim of modern particle physics is to investigate and characterize elementary
particles, the components of matter, and the fundamental forces between them. The
particle physics wants to know how and why the elementary particles have mass, if
and how the known four elementary forces can be combined to a single primal force,
if until today not observed elementary particles do exist and if the four known dimen-
sions are enough to describe our universe or we do have to search for hidden ones.
One of the applied measurement methods to answer these questions uses collisions of
high energy particles, generating a multiplicity of new, most of them very short living,
particles. By measuring the impact parameters of all involved particles the collision
can be reconstructed and conclusions to the properties of particles and their interac-
tions are possible. The standard model combines the today's knowledge of the known
elementary particles and their fundamental interactions. Hints exist, that the standard
model is not able to describe all observed phenomena so the verification of the today's
standard model or ways to expand it has to be an aim of the particle physics, too.
In order to extract new conclusions from this method a particle accelerator is needed,
which is able to accelerate the primary colliding particles by electromagnetic fields to
the requested energy. In addition a detector system with the possibility to measure
tracks of new generated particles in a magnetic field by a tracking system and the en-
ergy deposition of these particles in a calorimeter system is necessary. This allows to
identify, calculate the mass, momentum and energy of involved particles and to con-
clude by which interactions they have been generated. Furthermore the detector trigger
has to filter the rare interesting events out of the background of well known ones.
The LHC1 accelerator is currently built at CERN2 and will provide collisions of pro-
tons with an energy of 7 TeV each with 40 MHz bunch crossing rate. It will make en-
ergies and event rates of artificially accelerated particles accessible to physics, which
1 Large Hadron Collider
2 Conseil Européen pour la Recherche Nucléaire – since the laboratory has reoriented its research
more to particle physics, only 'CERN' is the common name
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are not possible today. One of the multi-purpose detectors that will analyze the LHC
reactions is the currently built ATLAS3 detector, which is one of today's most ambi-
tious particle detectors. The ATLAS Pixel detector, used for the innermost tracking,
will consist of 1744 modules with about 47000 pixels each. Some of the basic require-
ments are the extremely high radiation-tolerance of the Pixel detector system up to 50
Mrad and a track resolution of about 12 µm.
About 300 modules will be assembled at the Universität Dortmund. Only the proper
testing of all incoming components and production accompanying testing of all mod-
ules guarantee the needed production rate and yield. Infant mortality has to be detect-
ed by long-time stability tests with thermo cycling, since the modules are hardly ac-
cessible inside ATLAS and can be only replaced by a complicate, time consuming and
dangerous procedure. The modules have to be fully characterized at operating condi-
tions for selection and sorting, due to maximization of the Pixel detector physical per-
formance. The module testing and characterization is very time consuming, therefore
automation with as less operator intervention as possible has to be realized. 
Besides this the physical performance of the modules, like the space resolved charge
collection of pixels, has to be measured with real high energy particles, in order to op-
timize the tracking accuracy for charged particle trajectories.
Subjects of this diploma thesis are the testing and quality assurance of ATLAS Pixel
modules  in  consideration of  production accompanying testing steps  performed for
each module and the analysis of measurements with a 180 GeV pion beam for a small
subset of modules in consideration of space resolved charge collection. The primary
aims are the adaptation and enhancement of already existing module testing hardware
and software, the development of new ones, the development and automation of mea-
surement procedures to cope with the module production rate and the measurement
and comparison of the space resolved charge collection between unirradiated and near
to end-of-lifetime-dose irradiated modules and between two different sensor vendors. 
In chapter 1 a short overview of the LHC and the basic motivation of ATLAS, namely
the search of the higgs boson are presented. In order to understand the global concept
of the ATLAS detector and the task of the ATLAS Pixel detector in this experiment,
the different ATLAS subsystems and their aims are described in chapter 2. The funda-
mental physical concept, functionality and properties of semiconductor particle detec-
tors are presented in chapter 3. A detailed description of the Pixel detector parts, their
aims and functionality is given in chapter 4. Only this knowledge allows to understand
the developed procedure of module assembly and testing described in chapter 5. De-
velopments for the necessary automation of measurements are explained in this chap-
ter, too. Chapter 6 gives an overview of the ATLAS Pixel testbeam setup and de-
scribes a software development, allowing to automatically generate analyzable data
out of the testbeam raw data for several data acquisition runs. The results of the mea-
surements performed with the Dortmund module testing setup and the analysis of test-
beam data in consideration of charge collection for irradiated and unirradiated mod-
ules are presented in chapter 7. Chapter 8 summarizes the experiences made during
module  testing and testbeam analysis  and furthermore discusses  future automation
possibilities.
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1.1 LHC at CERN
An experimental setup to perform the measurements to maybe answer some of the ba-
sic questions of particle physics requires an immense amount of knowhow, manpow-
er, time and financing. It can be realized only in a large and international collabora-
tion. The world's largest ring accelerator, LHC [LHC95], will be assembled till 2006
at the European laboratory for particle physics CERN in Geneva, Switzerland. CERN
is an international particle physics laboratory with over 500 participating institutes
from more than 80 countries. The LHC will be a superconducting proton-proton stor-
age ring and will provide collision of proton beams with a design energy of up to 7
TeV each and a bunch crossing frequency of 40 MHz. This energy is seven times
higher than today's highest reached energy by the Tevatron accelerator at Fermilab.
Because the de Broglie wavelength associated to a particle decreases like 1/E and the
cross section of the particle decreases like 1/E² the luminosity of a collider should in-
crease proportional to E² in order to maintain an equally effective physics program.
That way the LHC will reach a luminosity of L = 1034 cm-2 s-1 whereas the luminosities
of present accelerators is two orders of magnitude lower. This luminosity is  achiev-
able by filling each of the rings with 2835 bunches of 1011 particles each. This results
in a large beam current of Ib = 0.53 A and a total stored energy in the beams of 668
MJ. This energy is equivalent to the energy required to heat ~ 1.5 tons copper from
room temperature to its melting point. Figure 1-1 shows a conceptual overview of the
LHC collider.
Figure 1-1 Overview of the LHC ring and its experiments [LHC04]
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It consists of 1232 main superconducting dipole magnets, illustrated in Figure 1-2,
cooled by superfluid He and providing a magnetic  field of 8.3 T to bend the two
counter-circulating beams to their orbit with 26.7 km circumference. The beams are
injected through the transfer tunnels TI 2 and 8 with 450 GeV pre-accelerated by the
SPS4 ring [COL97]. During half an hour the beams are accelerated by the RF cavities
at Point 4 to 7 TeV [BAU99]. To avoid a quench of the magnets, induced by off-beam
particles depositing their energy in magnets, collimator systems [KAI03] at Points 3
and 7 are catching these off-beam particles before they can reach the beam pipe wall.
The beam dump system [BPR00] at Point 6 removes the two circulating proton beams
from the collider in a single turn, 86 µs, and directs them to two external beam dumps,
which absorb the beam energy [ZGS95]. This is necessary after the beams circulated
10 hours and the beam intensity decreased by particle loss and in quench, interlock or
malfunction situations. After the magnets are ramped down in 18 minutes and a quar-
ter hour of pre-injection a new LHC cycle can be started [BAI03]. Four experimental
caverns are at Points 1, 2, 5 and 8. Two multi-purpose detectors, the ATLAS experi-
ment, detailed described in chapter 2, and the CMS5 experiment will mainly investi-
gate the p-p collisions and search for answers to the mentioned particle physics ques-
tions. The LHC-b experiment will concentrate on B-physics and ALICE6 [ALI95] will
analyze collisions of heavy ions [BRA00],[BRA02], e.g. Pb-Pb, which can be acceler-
ated to 5.5 TeV/nucleon in LHC, too. The luminosity in Pb-Pb operation mode is lim-
ited by the quench limit of the magnets (5 mW/cm³) to 1027 cm-2s-1.
4 Super Proton Synchrotron
5 Compact Muon Solenoid
6 A Large Ion Collider Experiment 
Figure 1- 2 Schematic view of the superconducting LHC dipole [LHC04]
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1.2 In search of the Higgs
The SM7 of particle physics uses the GSW8 theory [GLA61],[SAL68],[WEI67] to uni-
fy the electromagnetic interaction, with its carrier γ, and the weak interaction, with its
carriers W+, W- and Z0, to the so-called electroweak interaction. But these four parti-
cles are very different. The γ is massless (Mγ < 2⋅10-16 eV [PDG03]), whereas the W±
and the Z0 are quite massive with 80.425 ± 0.038 GeV respectively 91.1876 ± 0.0021
GeV [PDG03].  Therefore P.  Higgs suggested that  the particles acquire  their  mass
through  their  interaction  with  an  additional  scalar  field,  the  so-called  Higgs  field
[HIG64],[HIG66]. This theory implies the existence of a new particle, called the Hig-
gs boson H0. The experimental observation of the H0 would be fundamental for a bet-
ter understanding of the mechanism of electro-weak symmetry-breaking. 
The theory does predict possible production rates and decay modes for different possi-
ble masses for the H0, but it does not predict its mass. A theoretical upper limit of
about 1 TeV for the Higgs mass can be derived from unitarity arguments, for example
[LEE77]. A lower limit of 114.4 GeV/c² at 95% CL is provided by LEP2 [LEP03].
Four different possibilities for SM Higgs production at LHC are illustrated in Figure
1-3 and their cross-sections and overall events for an integrated luminosity of 100 fb-1
and Higgs masses between 90 and 1000 TeV are shown in Figure 1-4. The SM Higgs
is searched in different decay channels. The choice of these channels depends on the
signal rates and the signal-to-background ratios [GIA00],[ATL99b]: 
• MH < 2 MZ:
t t H  l bbX
H  direct & associated WH, ZH & t t H
H ZZ*4 l
H WW (*) l l 
[1.1]
• MH > 2 MZ:
H ZZ4 l (gold-plated)
{H ZZ l l H ZZ lljjH WW  l  jj} M H  > 300 GeV forward jet tag [1.2]
The expected H → γγ signal for an integrated luminosity of 100 fb-1 and MH = 120
7 Standard Model
8 G. Glashow, A. Salam and S. Weinberg
Figure 1-3 Different possibilities for H0 production at LHC 
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GeV on top of the irreducible γγ background is shown in Figure 1-5. The Higgs sec-
tor is extended to contain at least two doublets of scalar fields in supersymmetric theo-
ries. In the minimal extension, the MSSM9 model [NIL84], five physical particles are
existing: the two CP-even Higgs bosons h and H, the CP-odd Higgs boson A, and the
two charged Higgs H±. The structure of the Higgs sector at three levels is determined
by two parameters, typically chosen to be MA and tan(β), the ratio between the vacu-
um expectation values of the two Higgs doublets. The expected mµµ distributions for
an integrated luminosity of 30 fb-1 and tan(β) = 30 of the reducible background (shad-
ed histogram), the overall background (dashed curve) and the sum of H/A → µµ sig-
nal and background (solid histogram) are shown in Figure 1-6.
9 Minimal Supersymmetric Standard Model
Figure 1-6 Expected Mµµ distribution for
H/A → µµ decay [ATL99b]
Figure 1-5 Expected Mγγ distribution for
H → γγ decay [ATL99b]
Figure 1-4 Cross-sections for different possible H0
production processes [GIA00]
Chapter 2
ATLAS and its subdetectors
2.1 Concept and magnet system 
The ATLAS experiment will probably start its operation together with LHC at the end
of 2007. It is placed in a cavern in the LHC ring about 80 m underground. The overall
dimensions of the experiment are defined by the muon spectrometer. The outer cham-
bers of the barrel part are at a radius of 11 m and third layers of the forward muon
chambers, mounted on the cavern wall, do have a distance of 46 m. All together AT-
LAS has a weight of about 7000 tons.
Some of the basic design criteria of the ATLAS detector are [ATL99a]:
 1. very good electromagnetic calorimetry:
 a) electron and photon identification and energy measurement
 b) together with full-coverage hadronic calorimetry:
• accurate jet energy measurement
• accurate missing transverse energy measurement
 2. high-precision muon momentum measurements:
 a) air-core toroid magnets – no multiple scattering in iron
 b)bunch crossing identification with a time resolution better than the LHC bunch
spacing of 25 ns
 c) accurate momentum measurements at the highest luminosity with the external
muon spectrometer alone.  
 3. efficient tracking
 a) at high luminosity:
• for high transverse lepton momentum measurement
 b)at lower luminosity:
• electron and photon identification
• τ-lepton and heavy flavor identification
• full event reconstruction
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 4. large acceptance in η1
 5. triggering and measurements of particles with low transverse momentum thresh-
olds
The overall detector layout is shown in Figure 2-1. The beam direction defines the z-
axis, the positive x-axis is pointing from the interaction point to the center of the LHC
and  the  positive  y-axis  is  pointing  upwards.  The  azimuthal  angle  φ is  measured
around the beam axis and the polar angle θ is the angle with respect to the beam axis.
Two different superconducting magnet systems are used in ATLAS [ATL97a]. A sys-
tem of three air-core toroids, two ECTs2 [ATL97b] are inserted in the BT3 [ATL97c]
at each end, are generating the toroidal magnetic field for the muon spectrometer. The
CS4 [ATL97d] is providing the solenoid magnetic field for the ID5, and lines up with
both ECTs. The CS provides a peak magnetic field of 2.6 T at the superconductor it-
self and a central field of 2.0 T. The BT and ECT do have a peak magnetic field at
their superconductors of 3.9 and 4.1 T respectively. To optimize the bending power in
the overlap region of both magnet systems the ECT coil system is rotated by 22.5°
with respect to the BT coil system. As a consequence of the minimization of the mate-





Figure 2-1 Overall detector layout of the ATLAS experiment [ATL04]
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rial  in  order  to  achieve  the  desired  calorimeter  performance  the  CS  and  the  EM
calorimeter share one common vacuum vessel. Each of the three toroids consists of
eight coils placed radially around the beam axis. The barrel coils are housed in indi-
vidual cryostats linked through a cryogenic ring for services, whereas the coils of the
ECTs are housed in two large cryostats. All magnets are indirectly cooled by a forced
flow of helium at 4.5 K. The eight BT coils are electrically connected in series, as are
the 16 coils of the ECT. Both magnet systems are powered by a 21 kA power supply,
while the CS is energized by an 8 kA power supply. To safely dissipate the stored en-
ergies without overheating the coil windings a quench protection system has been de-
signed.
2.2 Muon spectrometer
The  layout  of  the  muon  spectrometer  is  based  on  the  momentum  calculation  of
charged muons by measuring the bending of their tracks in the toroidal magnetic field
[ATL97e]. High particle fluxes had the major impact on the design of spectrometer in-
strumentation. High-precision tracking chambers are mounted at three different dis-
tances from the interaction point in the barrel region, as are in the end-cap region.
Each of these layers is made of two multi-layers of CSCs6 in regions close to the inter-
action point and regions with high pseudorapidity or of three to four  multi-layers of
MDTs7 in the outer regions.
A CSC is a multi-wire proportional chamber with cathode strip readout. By measuring
the induced charge on the segmented cathode (5mm pitch), formed by the avalanche
on the anode wire, the precision coordinate is obtained. By additional charge interpo-
lation between neighboring strips the position resolution increases up to 50 µm. Be-
cause of its high granularity a CSC can cope with even higher event rates, than a MDT
can. Other advantages of CSCs are small electron drift times (30 ns), good time reso-
lution (7  ns), good two-track resolution and low neutron sensitivity. The front-end
electronic consists of a charge-sensitive preamplifier driven pulse-shaping amplifier.
The cathode peak pulse height is stored in an analogue buffer during the Level-1 trig-
ger (see section 2.5) latency and afterwards multiplexed into a 10-bit ADC8.
A MDT is made of an aluminum tube of 400 µm wall thickness and 30 mm diameter
with a 50 µm diameter central W-Re wire and an Ar-CO2 filling. The length of the
drift tubes varies from 70 to 630 cm. The single-wire resolution is about 80 µm but
can be improved by combining single chambers to multi-layers. „Monitored“ in MDT
means position and mechanical deformations are monitored by an in-plane optical sys-
tem once the chamber is installed in its final position. Each MDT is read out at one
end by a low-impedance current sensitive preamplifier followed by a differential am-
plifier, a shaping amplifier and a discriminator. A simple ADC is connected to the
shaping amplifier to correct the drift-time measurement for time-slewing using the
charge integrated signal.
6 Cathode Strip Chamber
7 Monitored Drift-tube
8 Analog Digital Converter
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The Muon spectrometer also provides a fast trigger signal by RPCs9 in the barrel and
TGCs10 in the end-cap regions. They serve a threefold purpose:
• bunch crossing identification with a time resolution better  than the LHC bunch
spacing of 25 ns
• trigger  with  well-defined  transverse  momentum  cut-offs  in  moderate  magnetic
fields with a required granularity of about 1 cm
• measurement of the second coordinate with a resolution about 5-10 mm in a direc-
tion orthogonal to that measured by the precision chambers
A RPC is a narrow gas gap chamber, formed by two resistive bakelite plates and sepa-
rated by insulating spacers. The chamber is filled with tetrafluoroethane (C2H2F6) with
an admixture of SF6. The RPC is made from two rectangular layers: the η-strips paral-
lel and the φ-strips orthogonal to the MDT wires. A uniform electric field of about 4.5
kV/mm multiplies the primary ionization electrons into avalanches with typically 0.5
pC. Metal strips on both sides of the detector read out the signal via capacitive cou-
pling. The front-end electronics contain a three-stage voltage amplifier followed by a
variable threshold comparator and are mounted at the edges of the readout panels. The
achievable space-time resolution is about 1 cm × 1 ns.
TGCs do have a similar design to multi-wire proportional chambers but with a larger
anode wire pitch (1.8 mm) than the cathode-anode distance. This small wire distance
leads to a short drift time and thus a good time resolution. Signals from these anode
wires, arranged parallel to the MDT wires, are generating the trigger together with the
readout strips,  orthogonal to the MDT wires. These readout strips are additionally
used to measure the second coordinate. The operating voltage is 3.1 kV. The cham-
bers are operated with a highly flammable CO2 and n-pentane (n-C5H12) mixture, per-
mitting operation in saturated mode with many advantages: 
• small mechanical deformation sensitivity
• small pulse height dependence on the incident angle
• Gaussian pulse height distribution with small  Landau tails and without streamer
formation
Between 4 and 20 anode wires, depending on the desired granularity as function of the
pseudorapidity, are combined to a common readout channel.  This ganged signal is
read out by a low-impedance two-stage amplifier.
2.3 Calorimeters
All ATLAS Calorimeters, used to measure particle- and jet-energies, are using the
sampling technique. Layers of a passive absorber material are alternating with layers
of an active detector material.  The  choice of the absorber material  and the active
medium are mainly dominated by the desired particle fluxes and the required radiation
hardness [ATL96a]. An Overview is shown in Figure 2-2.
The Tile Calorimeter [ATL96b] is divided in one barrel and two extended barrels with
9 Resistive Plate Chamber
10 Thin Gap Chamber
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68 cm width gaps between them, which are providing space for cables from the ID
feedthroughs, service pipes for the EM Calorimeter and the CS and also front-end
electronics for the EM. Iron plates with a thickness of 14 mm are used as absorbers.
Scintillating 3 mm thick tiles are used as active material. They are placed radially and
staggered in depth. The barrel and extended barrels are azimuthally divided into 64
modules, have an inner (outer) radius of 2.28 m (4.25 m) and are placed around the
EM calorimeter and the CS. Longitudinally they are segmented in three layers with ~
1.4 λ11, 4.0 λ and 1.8 λ thickness at η= 0. The thickness in the gap is increased by the
ITC12,which has the same segmentation as the rest of the tile calorimeter. Two sides of
the scintillating tiles are read out by WLS13 fibres that are guided to two separate
PMTs14. These roughly 10000 PMTs have a very low dark current and have rise and
transit  times  of  some  few  ns.  A  shaper  is  generating  a  unipolar  pulse  of  50  ns
FWHM15 out of the current pulse from the PMT.
The EM calorimeter [ATL96c] is divided into a barrel part and two end-caps. It is a
LAr16 detector with accordion-shaped Kapton electrodes and lead absorber plates. In
11 λ = 1/X0 with interaction length λ and radiation length X0 
12 Intermediate Tile Calorimeter
13 Wavelength Shifting
14 Photomultiplier Tube
15 Full Width at Half Maximum
16 Liquid Argon
Figure 2-2 Overview of the ATLAS Calorimeters [ATL04]
12 Chapter 2 - ATLAS and its subdetectors
the barrel the LAr gap has a constant thickness of 2.1 mm but in the end-caps the am-
plitude of the accordion waves increases with radius so the gap thickness varies. The
overall thickness is > 24 X017 in the barrel and > 26 X0 in the end-caps. The total mate-
rial seen by an incident particle before the calorimeter is about 2.3 X0 at  η = 0, in-
creases with pseudorapidity in the barrel and reaches its localized maximum of about
7 X0 at the transition between barrel and end-cap. A presampler, consisting of an ac-
tive LAr layer of 1.1 cm (0.5 cm) thickness in the barrel (end-cap), is used to correct
for the energy, lost by electrons and photons upstream of the EM calorimeter. The
about 190000 channels are read out by preamplifiers located outside the cryostats, but
close to the feedthroughs. A bipolar shaper, sampled every 25 ns, is used to form the
preamplifier output. During the Level-1 trigger latency the signals are stored in ana-
logue SCA18 memories. The corresponding samples (typically five) are extracted from
the SCA, digitized and read out to the data acquisition system if the Level-1 trigger is
validated.
Both HECs19 [ATL96c] are build out of two independent wheels with an outer radius
of 2.03 m. The more expensive upstream wheel uses 25 mm copper plates whereas the
outer wheel uses 50 mm copper plates. In all wheels the 8.5 mm gap between the cop-
per plates is divided into four drift spaces of about 1.8 mm by three parallel elec-
trodes. The central, the three layer printed circuit one, serves as readout electrode and
the other two layer printed circuit ones only carry the high voltage of 4 kV. Each
wheel is made out of 32 identical modules. To allow a fast response and limit the ca-
pacitance seen by a single preamplifier only two gaps are connected with a miniature
coaxial cable running through the sectors to the preamplifiers boards located at the
wheel periphery. On the same board the signals of typically four preamplifiers are
summed together and a buffer stage drives the output  signals to the cold-to-warm
feedthroughs.
The FCAL20 [ATL96c] is integrated into the end-cap cryostat. Caused by the fact that
it has a relative small distance of 4.7 m to the interaction point, compared to forward
calorimeters in other experiments, it has to cope with a high level radiation. On the
other hand the advantages of the higher calorimeter coverage uniformity and the re-
duced radiation background levels in the muon spectrometer are dominating. The lon-
gitudinal space for the FCAL is strongly limited, therefore a high-density design with
about 9.5 λ thickness is necessary. The first FCAL section is made of copper, the two
others are made of tungsten. The usage of tungsten for building a calorimeter is a
rather new and challenging task. The used technique is based on assembling small sin-
tered tungsten alloy pieces. All three sections consist of metal matrices with regularly
spaced longitudinal channels filled with concentric rods, at a positive high voltage,
and grounded tubes. LAr in the 250 µm thick gaps is used as active medium. Four
rods are ganged in the FCAL and their combined signal is carried out by polyimide in-
sulated coaxial cables. The total number of FCAL channels for both sides is 3584.
17 E = E0 exp (-x/X0) with radiation length X0, original energy E0 and material thickness x 
18 Switching Capacitor Array
19 Hadronic End-cap Calorimeter
20 Forward Calorimeter
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2.4 Inner Detector
The ID [ATL97f], shown in Figure 2-3, combines high-resolution tracking sub-detec-
tors closest to the interaction point with a continuous tracking sub-detector at the outer
radii, all contained in a magnetic field with 2 T nominal strength. The ID outer radius
is 115 cm and its total length is 7 m. It provides:
• full tracking coverage over |η| ≤ 2.5
• impact parameter measurement
• vertexing for heavy-flavor and τ-tagging
• secondary vertex measurement enhanced by innermost pixel layer at 5 cm radius
• B sector physics in the initial lower-luminosity running
• good b-tagging performance during all LHC operation phases, e.g. in case of Higgs
and supersymmetry searches 
The TRT21 [ATL97g] uses straw detectors, which can, caused by their small diameter
and the isolation of their sense wires within individual gas volumes, cope with high
particle rates and large occupancy. As other mentioned sub-detectors it is divided in a
barrel and two end-caps. By detecting transition-radiation photons, created in a radia-
tor between the straws, with xenon gas it is in addition possible to identify electrons.
A charged particle, passing through a medium with discontinuous dielectric constant,
can be considered to form together with its mirror charge an electric dipole when it is
moving towards a boundary, where the dielectric constant changes.  The emission of
transition radiation is therefore caused by this time dependent dipole field. Each straw
21 Transition Radiation Tracker
Figure 2-3 The ATLAS Inner Detector with the sub-detectors: TRT,SCT and the Pixel detector
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has got a diameter of 4 mm and is operated with a non-flammable gas mixture of
Xenon, CO2 and CF4. A 30 µm diameter gold-plated W-Re wire with fast response,
good mechanical and electrical properties allows straw lengths up to 144 cm in the
barrel. This layout is intrinsically radiation hard.
In total 420000 electronic channels provide typical 36 space points per track. In order
to reduce the occupancy, the straws in the barrel part are divided in two at the center
and read out at each end, whereas the readout for the end-cap straws is localized at
their outer end. Each channel can carry out a drift-time measurement, resulting in a
spatial resolution of 170 µm per straw. Two different thresholds allow the detector to
discriminate between tracking hits, passing the lower threshold and transition-radia-
tion hits, passing the higher one. The rate of hits for the lower thresholds varies in the
barrel with radius from 6 to 18 MHz, while in the end-caps the rate varies with z from
7 to 19 MHz. The rate for the higher threshold reaches its maximum at 1 MHz. Good
performance at these high counting rates and occupancies was one of the basic design
aims. With average straw counting rates of 12 MHz position accuracies of 170  µm
have been reached. Caused by shadowing effects only about 70% of the straws pro-
vide correct drift-time information but the large number of space points per track en-
sure a combined measurement accuracy of better than 50 µm including a systematic
alignment  error  of  30  µm. The TRT is  additionally able  to  discriminate  between
hadrons and electrons, with e.g. a pion rejection factor at a transversal momentum of
20 GeV varying with η between 20 and 100 at 90% electron efficiency. 
The SCT22 [ATL97g] provides eight high-precision measurements per track in the in-
termediate radial range. It is divided into 4 barrels with 30.0, 37.3, 44.7and 52.0 cm
radii and on both sides 9 wheels with up to 3 rings of modules each. The main tasks of
SCT are:




• providing good pattern recognition by use of high granularity
To fulfill this tasks the SCT uses eight layers of silicon microstrip detectors with 786
readout strips of 80 µm pitch in each silicon detector of 6.36 × 6.40 mm² size. Each
barrel module consists of four single-sided p-on-n sensors. Pairs of sensors are wire-
bonded together to form 12.8 cm long strips. Two such detector pairs are glued to-
gether, separated by a heat transport plate, back-to-back with 40  mrad stereo angle.
The front-end electronics is attached to the detectors on a hybrid. The first component
of the readout chain is a front-end amplifier followed by a discriminator. During the
level-1 trigger decision hit  signals above threshold are stored in a binary pipeline.
SCT end-cap modules use tapered strips with one set aligned radially. End-cap mod-
ules consist of strips of either ~ 12 cm length at the outer radii or 6-7 cm length at the
innermost radius. In total SCT uses 6.2 million channels to reach a spatial resolution
of 16 µm in Rφ direction and 580 µm in z direction. So, it is possible to distinguish
tracks which are separated more than ~ 200 µm.
The innermost tracking sub-detector, the Pixel detector [ATL98a], is described de-
tailed in chapter 4.
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2.5 Trigger and data-acquisition system
The Trigger and DAQ23 system works with three levels of online event selection, and
each of these trigger levels refines the decision of the previous level and applies more
selection criteria  [ATL98b],  [ATL98c],  [ATL98d].  A basic  functional  view of the
trigger and DAQ system is shown in Figure 2-4. To reduce the event rate from an ini-
tial bunch crossing rate of 40 MHz, with an interaction rate of ~ 109 Hz at a luminosi-
ty of 1034 cm-2s-1, to a permanent storage rate of about 100 Hz a rejection factor of 107
against 'minimum-bias' events is required. Nevertheless excellent efficiency has to be
retained for the rare new physics processes, e.g. Higgs boson decays.
The LVL124 trigger [ATL98b] uses reduced-granularity information from the muon
spectrometer and all calorimeters. The muon spectrometer identifies, only using the
RPC  (barrel)  and  TGC  (end-caps)  trigger  chambers,  high  transverse  momentum
muons while the reduced-granularity calorimeter data are searched for objects like:
• high transverse momentum electrons and photons
• τ-leptons decaying into hadrons
• jets
• large missing and total transverse energies
By summing over trigger towers the missing and total transverse energies are calculat-
ed and the sum of jet transverse energies is also available. The LVL1 trigger needs
combinations of objects in coincidence or veto to make its decision. The LVL1 trigger
is  flexible  implemented  and can  be  reprogrammed during operation.  The  ATLAS
front-end electronics of the different sub-detectors can accept LVL1 trigger rates up to
75 kHz, but can be updated to 100 kHz. A basic task is to uniquely identify the bunch
crossing of interest, which is a non-trivial consideration, because the physical size of
the muon spectrometer implies TOF25 signals comparable to the bunch crossing inter-
val and the pulse shape of the calorimeter signals extends over many bunch crossings.
Another task is to keep the LVL1 latency (time to collect information from the sub-de-
tectors, form and distribute the decision) as short as possible. During this latency in-
formation of all, about 8·107, detector channels have to be conserved in pipeline mem-
ories localized on or close to the corresponding sub-detector in inaccessible and high-
radiation regions. The innermost memories need to have protection techniques against
SEUs26. The target latency for the LVL1 trigger is 2.0 µs and may not exceed 2.5 µs.
Events selected by LVL1 are read out from the front-end electronics into RODs27 and
afterwards  into  ROBs28,  where  they are  held  either  until  the  event  is  rejected  by
LVL229 trigger or until the event has been successfully transfered to a storage associat-
ed with the EF30 after having been accepted by LVL2 [ATL98c]. A large number of
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high  instantaneous data rate of the pipeline memories to match the available input
bandwidth of the RODs. The data of an event is distributed to all ROBs whereas after
the process, called 'event building', of moving the data from the ROBs to the EF the
full event is stored in a single memory accessible by an EF processor.
The LVL2 trigger uses the RoI31 information, provided by the LVL1 trigger including
information on the position, transverse momentum and energy sums of candidate ob-
jects, to selectively access data from the ROBs to make the LVL2 decision. If neces-
sary the LVL2 trigger has access to all of the event data with full precision and granu-
larity, but usually only a few percent are used by LVL2. It reduces the rate to ~ 1 kHz
and the latency is variable from event to event from 1 to 10 ms.
The rejection power from LVL2 comes from:
• for muons:  sharpening transversal  momentum thresholds by using the precision
muon chambers, the ID and calorimeter information around the muon candidate
31 Region-of-Interest
Figure 2-4 Functional view of the ATLAS Trigger and DAQ system
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• for  isolated  electrons:  fully-granulated  calorimeter  information,  matching  high
transverse momentum track in ID and transition-radiation signature
• for photons: small rejection power, since the ID, caused by the high probability of
photon conversion in the ID volume, cannot be used. 
• for hadrons/τs: full-granularity calorimeter information, ID and isolated high trans-
verse momentum track in the hadronic calorimeter
• for  jets:  small  rejection  power,  because  the  LVL1 high  transverse  momentum
threshold is reasonably sharp. To reduce the trigger rate LVL2 must either increase
the threshold or apply additional selection criteria
The last online selection is performed by the EF. It uses offline algorithms and meth-
ods and uses the most up to date calibration, alignment information and magnetic field
map. The first task of the EF is to confirm the LVL2 results and afterwards carrying
out its own analysis. The rejection power of the EF is based on:
• using refined algorithms an tighter transverse momentum thresholds
• availability off all data relevant to the specific event in calculations and selection
criteria
• Due to processing time limits in the LVL2 trigger, complex and long algorithms
can only be performed in the EF, e.g. vertex and track fitting using bremsstrahlung
recovery for electrons. 
After this final selection, which can have a latency up to many seconds, the entire
event data is written to mass storage. The output data rate after the EF is about 100
MB/s which corresponds to a rate of ~ 100 Hz. This results in about 1 PByte (1015
Bytes) of collected data per year. The reconstructed tracks and measured energies of a
simulated Higgs boson decay is visible in Figure 2-5.
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Figure 2- 5 Simulated Higgs boson decay in the ATLAS experiment [ATL99a]
Chapter 3
Semiconductor detectors
3.1 Basic semiconductor properties
A particle, passing through a semiconductor detector, is ionizing semiconductor atoms
and hence producing pairs of movable electrons and holes. An applied electric field is
separating these both charge carriers and pulling them to the surface of the detector,
where they can be detected by charge sensitive amplifying electronics. Intrinsic semi-
conductor materials, e.g. silicon, have properties that make them very suitable for the
detection of ionizing radiation and photons [LUT99]:
• large number of charge carriers per unit energy loss of the ionizing particles due to
the small band gap, hence the average required energy to create an electron-hole
pair (sec. 3.4) an order of magnitude smaller than the ionization energy of gases
• large energy loss per traversed material length (3.8 MeV/cm for MIPs1) of the ion-
izing particle because of the high density (2.33 g/cm³), thus thin detectors possible
• small range of δ-electrons prevents shifts of center of gravity of the primary ioniza-
tion from the track, therefore a precise position measurement (few µm) possible
• high mobility of electrons (µn = 1450 cm²/Vs) and holes (µp = 450 cm²/Vs), hence
rapid charge collection (~ 10 ns) and high rate compatibility
• possibility of creating fixed space charges by doping, therefore possibility, without
analogy in gas detectors, of modifying detector properties by changing the doping
structure
• feasibility of building integrated circuit electronics from silicon, thus integration of
them in the detector is practicable
3.2 Photon energy loss in matter 
The interaction between photons, the quantum of the electromagnetic radiation, and
matter can mainly occur by three different effects [LEO94]:
1 Minimum Ionizing Particles (sec. 3.3)
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• At the photoelectric effect, the entire energy of an incident photon is transfered to a
bound electron. Since a free electron cannot absorb a photon and conserve momen-
tum, a nucleus is needed to absorb the recoil momentum. If the absorbed energy is
bigger than the binding energy of the electron in the system (e.g. an atom) the elec-
tron can leave the system, thus the energy of the electron is the binding energy sub-
tracted from the energy of the photon:
E e=h−Ebinding [3.1]
The energy of this electron is distributed by impacts with other bound electrons un-
til the complete energy of the gamma ray is absorbed by the material.
• Compton (Thomson, Rayleigh) scattering is the interaction of a photon with a free
electron (free electron in the classical limit, free atoms as a whole). Even if the
electron is bound it can be treated as approximatively free if the photon energy is
high with respect to the binding energy. The energy of the photon after this elastic








h : initial energy
me : electron mass
c : speed of light
[3.2]
and the cross section is described by the Klein-Nishina formula (e.g. [LEO94]-
2.107).  The Thomson and Rayleigh scattering are characterized by the fact  that
only the momentum and not the energy of the photon is changed and the atom is
neither excited nor ionized.
• Pair production describes a conversion of a photon into an electron-positron pair.
Since the energy for the new generated pair is required at least the threshold for the
photon energy is 1.022 MeV. A third body, usually a nucleus, is necessary in order
to conserve momentum. Its cross section is described by the Bethe-Heitler formula
([BEH34]).
The total or sum absorption coefficient is:




 : cross section
N a : Avogadro's Number
 : density of material
A : molecular weight
[3.3]
The dependence of the dominant effect on the photon energy and the nucleus charge Z
of the absorber material is shown in Figure 3-1. In case of silicon with Z = 14 the
dominant effect for photon energies under 50 keV is the photoelectric effect, whereas
over 10 MeV the pair production is the dominant effect. The interacting photons are
than either absorbed or deflected by a big angle from their incident direction. Thus,
the intensity of a γ-ray is decreasing like:
I=I 0 e
− x ; I 0 : initial intensity
x : absorber thickness
[3.4]
Compared with cross sections for inelastic scattering of charged particles the photon
cross sections are much lower, therefore detection probability is much less, too. The
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absorption coefficient for 59.5 keV γs from 241Am, for example, is 0.3 cm2g-1, thus the
detection probability for a 300 µm silicon detector is only 2% [OVE98]. But because
the whole photon energy can be detected in the sensor, on the assumption that the
electron does not leave the detector, γ-sources are suitable for calibration purpose.
3.3 Charged particle energy loss in matter 
If a charged particle is traversing matter two effects can happen:
• energy loss of the particle
• deflection of the particle from its incident direction
These effects are the result of many different processes:
• inelastic scattering from atomic electrons
• elastic impacts with nuclei
• emission of Čerenkov radiation
• nuclear reactions
• bremsstrahlung
Electrons and positrons lose the main part of their energy by bremsstrahlung (energy
loss ∝ 1/m²), caused by their low mass. At higher energies (heavy particles) the inelas-
tic collision is almost solely responsible. The energy loss per length of a particle by
the inelastic, elastic and Čerenkov processes is described by the Bethe-Bloch formula,
improved by density effect and shell correction (e.g. [LEO94]-2.27). The energy de-
pendence of dE/dx is shown in Figure 3-2 which plots the Bethe-Bloch formula for
several particles as a function of kinetic energy, whereas Figure 3-3 specially shows
the dE/dx energy dependence for silicon. dE/dx is dominated by an overall 1/β² factor
at non-relativistic energies and therefore decreases with increasing velocity. Depend-
ing on the nucleus charge number Z, a minimum is reached at a velocity of about 0.96
c and particles with the corresponding energy are called MIPs. Above this point the
Figure 3- 1 Dependence of the dominating interaction on the photon energy and the nucleus charge Z
of the absorber material [GRU96]
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1/β² term becomes almost constant and the dE/dx increases again due to its logarith-
mic dependence, called relativistic rise.
In thick absorbers, with a multiplicity of interactions, the energy loss can be described
as a Gauss distribution centered at the mean and most probably value, which can be
calculated with Bethe-Bloch. A lower probability for large energy transfers to atomic
electrons, which can additionally ionize atoms, exists in thin absorbers. These elec-
trons are called δ-electrons and the resulting asymmetry can be described by a Landau
distribution. The energy loss of a MIP in a 250 µm thick silicon detector is shown in
Figure 3-4, where the mean energy loss is higher than most probably one. So the mean
amount of created electron-hole pairs for a MIP in this detector is 27000 and the most
probable amount is 19400.
Figure 3-4 Mean and most probably energy loss of a
MIP in a 250 µm thick silicon detector [KOH02]
Figure 3-3 dE/dx for silicon as function of kinetic
energy for heavy charged particles [KEI01]
Figure 3-2 Schematic dE/dx as function of kinetic
energy for different particles [LEO94]
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3.4 Charge carrier pairs production
The energy deposited in the semiconductor sensor material is used to excite electrons
from the conduction band to the valence band, thus creating electron-hole pairs and
excitation of lattice vibrations. This excitation leads to a higher creation energy com-
pared with the band gap energy of the semiconductor. A mean electron-hole pair pro-
duction energy of 3.63 eV for silicon have been measured in [ABS80] and with mea-
surements for other semiconductor a linear fitting results into:
=1.91⋅E g1.55eV ;
 : mean pair production energy
E g : band gap energy
[3.5]
With this equation the electron-hole pair production energy for silicon can be calculat-
ed to 3.69 eV.
3.5 Functionality of semiconductor detectors
The electrons and holes created by a charged particle or photon in the semiconductor
would recombine after a short time and would lose the entire information about the
traversing particle, if not an outer voltage applied to the semiconductor is used to sep-
arate them. Therefore the charge carriers with opposite polarities are drifting to the
opposite sides of the semiconductor crystal. On either one or both sides of the semi-
conductor crystal are electrodes, which are connected to readout electronics.
Another problem of particle detection with intrinsic semiconductors is the high noise
provoked by the existence of electron-hole pairs neither created by a charged particle
nor a photon, but by thermal excitation. This electron-hole pairs also recombine and
an equilibrium concentration  is  established under  stable  environmental  conditions.
The concentration of these thermal charge carrier pairs in an intrinsic semiconductor
can be calculated by Fermi-Dirac statistics (e.g. [LEO94]1-10):
ni=N C N V e
−E g
2 kT ;
N C : number of states in the conduction band
N V : number of states in the valence band
k : Boltzmann constant
T : temperature
[3.6]
Typical values for silicon at room temperature are on the order of ni = 1.5·1010cm-3.
Because of the non neglectable charge carrier pairs the intrinsic semiconductor has got
a resistivity, about 230 kΩcm for silicon, which leads to an intrinsic current if a volt-
age is applied to the semiconductor crystal. The drift velocity of electrons and holes
through a semiconductor under the action of an externally applied electrical field can
be written as:
vn=n E ext & v p= p E ext ; E ext : magnitude of external electric field [3.7]
Typically the electron mobility is about 1450 cm²/Vs and 450 cm²/Vs for holes in sili-
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con at  room temperature.  Caused by the fact  that  electrons and holes are discrete
charge carriers the current has got a shot noise, which is proportional to the current it-
self. Depending on the resistance of the used semiconductor the amplitude of this in-
trinsic noise can be of the same order of magnitude as a signal generated by a travers-
ing particle, so this semiconductor is not suitable as particle detector.
It is possible to avoid this by the usage of a junction made of p and n doped semicon-
ductors. The balance of holes and electron numbers in an intrinsic semiconductor can
be changed by a small amount of impurity atoms, having one more (p doped) or less
(n doped) valence electron in their outer atomic shell, integrated in the crystal lattice.
In case  of  silicon this  means  either  pentavalent donor  atoms or  trivalent  acceptor
atoms and the situation in Figure 3-5 a) arises. The creation of a filled discrete donor
energy level close to the conduction band (~ 0.05 eV for silicon) and an empty dis-
crete acceptor energy level close to the valence band is shown in Figure 3-5 b). The
filling of the donor level is caused by thermal excitation. A free movable electron in
the conduction band of the n doped, and a free movable hole in the valence band of
the p doped semiconductor are the result.
The formation of a pn-junction, creating a depletion zone at  the interface between
both different doped materials is illustrated in Figure 3-5 c). The band structure of the
semiconductors deforms, until both Fermi levels EF have reached the same energy.
The different concentrations of holes and electrons in both materials lead to an initial
diffusion of electrons towards the p-side and a diffusion of holes towards the n-region.
These holes capture electrons on the n-side, while the diffusing electrons fill holes in
the p-region. As a consequence, this recombination causes a charge build-up on both
sides of the junction. The p-side becomes negative and the n-region positive, therefore
an electric field gradient across the junction is set up, which halts the diffusion pro-
cess. The charge density and electrical  field profile are schematically illustrated in
Figure 3-5 e). The potential difference across the junction is known as contact poten-
tial VC, which takes values of about 0.7 V for silicon. The region of immobile space
charge is called depletion zone and is  particularly attractive for radiation detection.
Any electron or hole created in this region will be swept out by the electric field and
can be detected by electronics connected by electrodes on both sides of the junction.
The goal to enlarge the depletion zone and thus the sensitive volume for radiation de-
tection, can be reached by applying reversed-bias voltage on the semiconductor, visi-
ble in Figure 3-5 d). The width of both depletion layers can be calculated from:
xn=2 V CV biaseN D1N DN A  & x p=2 V CV biaseN A1N AN D  ;
 : dielectric const.
e : e-  charge
N D : donor-
N A : acceptor-
  concentration
[3.8]
The depletion zone width is increasing with the applied bias voltage. Moreover, high-
er external voltages provide a more efficient charge collection. The maximum voltage
is limited by the resistance of the semiconductor, because at some point the junction
breaks down and becomes conductive.
Figure 3-6 illustrates the basic configuration and functionality of a semiconductor de-
tector example. Electrodes are fitted onto the sides of the semiconductor. Contacts be-
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tween many metals and semiconductors forming a rectifying junction with a depletion
zone extending into the semiconductor. Thus, heavily doped regions of n+ and p+ ma-
terial are used between the metal electrodes and the semiconductor to inhibit this for-
Figure 3-5 a) Addition of donor and acceptor impurities to form n-type and p-type semiconductor
materials b) Creation of donor and acceptor impurity levels in the energy gap c) Contacting the n and
p doped semiconductor and creation of contact potential d) Biasing the np junction e) Charge density
and electric field intensity f) Model for calculating the depletion depth of a np junction
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mation. Caused by the high dopant concentration the depletion depth, regarding [2.8],
is approximatively zero and therefore this contact has an ohmic characteristic.
The detector is reversed-biased at the p+ side with a negative voltage, fully depleting
the detector. The sensitive volume does not contain any majority charge carriers any-




N A N D
N AN D
; d : thickness of detector (n layer) [3.9]
The electric field in the depletion zone, shown in Figure 3-6 as well, is:
E  x=−[VV depld −2 xV depld 2 ] ; x : depth in detector [3.10]
If a particle is passing through the detector it creates electron-hole pairs in the deple-
tion zone. Driven by the electric field the holes are moving towards the p+ side and the
electrons in the n+ direction. By the integration of the drift velocity:
n / p=∓n / p E x [3.11]
the depth of a charge carrier as a function of time can be obtained:
xe /h=
d VV depl 
2V depl
[x0− d VV depl 2V depl ]e
∓2n/ p V depl t
d 2 ; xe /ht=0=x0 [3.12]
The related velocity is:
dxe /h
dt
=±n/ p[ 2V depl x0d 2 −VV depld ]e
∓2n/ p V depl t
d 2 [3.13]
The electron is stopped at the surface xe(te)=d respectively the hole at xh(th)=0, thus the
Figure 3-6 Functionality of a semiconductor junction diode detector example 





ln[VV deplV−V depl 1− x0d 2V deplVV depl ] [3.14]
th=
d 2
2 p V depl
ln1− x0d 2V deplVV depl  [3.15]
The current induced by a moving charge q is:





d −dxedt  dxhdt = qd 22V depl x0d −VV depl 
×[n e




2 p V depl t
d 2
 t h−t ]
[3.16]
and can be measured by charge sensitive preamplifier. Velocity saturation is neglected
in this calculation.
3.6 Radiation damages
A particle with high energy does not only lose energy by ionization, its energy addi-
tionally decreases by NIEL2 processes. The particle can transfer energy and momen-
tum to a semiconductor atom, whereupon, if the energy transfer is higher than the lat-
tice binding energy, this PKA3 will leave its own lattice position. It either basically
creates an interstitial, a silicon atom on a non regular lattice position, and a vacancy, a
hole in the lattice, or if its energy is still high enough it removes further silicon atoms
from the lattice and generates clusters of defects mentioned in the first case. The re-
combination of interstitials with vacancies is possible and depends on the mobility of
them, hence all lattice errors should more or less fast destroy each other, but stable lat-
tice damages can develop for example with crystal impurities [WUN96a]. 
If donor or acceptor atoms are involved in this crystal defects they lose their doping
function. Additional donors and acceptors can develop if impurities like  oxygen or
carbon are forming crystal defects. These effects change the effective impurity con-
centration of a semiconductor, therefore the following dependence can be expected:
N eff =N D ,0 e
−cD−N A ,0 e
−cAbD−bA ;
N 0, D : initial N D
N 0, A : initial N A
[3.17]
Φ is the particle fluence normalized to an equivalent fluence of 1 MeV neutrons, bA
(bD) the rate of radiation-induced acceptor (donor) increase and cA (cD) the acceptor
(donor) removal rate. Measurements on n doped silicon show that this formula can be
simplified by neglecting the degradation of acceptors and combining the linear terms
to a fluence proportional formation rate b of acceptor states:
2 Non Ionizing Energy Loss
3 Primary Knock on Atom
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N eff =N D ,0 e
−c−N A ,0−b [3.18]
The detector and fluence independent constants b and c, c is the donor removal rate,
have been determined by fitting to experimental data [WUN92]:
 b=7.94⋅10−2 cm−1±8.0 % & c=3.54⋅10−13 cm2±4.5 % [3.19]
As a consequence of the  varying  effective impurity concentration the full depletion
voltage changes [3.9] and with high enough  fluences a type inversion of a n doped
semiconductor in an effective p doped material, changing the entire detector behavior,
occurs.
The leakage current is provoked by emission of an electron into the conducting and a
hole into the valence band. Since the probability of such an emission depends on the
exponent of the position of the defect energy level in the gap, energy levels in the
middle of the gap (deep levels) preferably contribute to the leakage current. Due to the




= with =8⋅10−17 Acm−1 [3.20]
The increased leakage current leads to an increased noise and a high power consump-
tion, requiring extended cooling.
Defect energy levels close to either the conduction or valence band (shallow traps) can
either capture (trapping) or emit a charge carrier. If such a shallow trap captures and
emits a charge carrier delayed (detrapping), depending on the detrapping delay time,
the charge carriers are lost for the signal and the signal height decreases. The trapping
and detrapping processes  can be  quantitatively described by the  mean lifetime  of
charge carriers and the mean retention period in the defect [WUN92].
While the mentioned radiation-induced crystal damage in the bulk is caused by non-
ionizing energy loss, the surface damage, summary of all radiation-induced damages
in the surface passivation layers (e.g. SiO2) and their interfaces, is caused by ioniza-
tion within the passivation layers. The electrons and holes created by the ionizing ra-
diation in the passivation have a high probability to recombine without an electric
field, but the number of free charge carriers increases with the strength of an existing
electric field. Since in SiO2 the electron mobility is about 106 times higher than the
hole mobility, the electrons are swept out almost immediately, leaving the holes be-
hind. Depending on the electric field orientation, more or less holes reach the Si/SiO2
interface. If a hole is trapped at the interface it causes surface defects. By  positive
charging of the oxide an electron accumulation underneath the interface occurs and
therefore the electric field configuration at the interface is affected. This influence ad-
ditionally depends on the sensor layout, thus a smart layout can minimize the surface
damage effect and improve the break-through stability [WUN96b].
An  irradiated  semiconductor  anneals,  caused  by thermal  excitation,  and  therefore
changes the detector properties with a velocity depending on the temperature. Chang-
ing of the effective impurities concentration and thus modification of the depletion
voltage and the leakage current are the basically observed effects in silicon detectors
[WUN96a].
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3.7 Strips and Pixels
Position information of particles from semiconductor detectors can be obtained by
segmentation of one or both electrodes, meaning the highly doped region and the at-
tached metal layer. Three types of segmented semiconductor detectors are illustrated
in Figure 3-7. A single sided strip detector provides only an one dimensional position
information [HÜG01].
If both electrodes are segmented into non parallel strips two dimensional position in-
formation is  available. This type of layout is called matrix detector as well. Typical
strip widths are 10-100 µm and the angle between the n-side and p-side strips is 90°,
but can be smaller, too. The readout electronics can simply be attached at one or two
of the non-electrode-faces of the sensor.
Strip  detectors usability is  limited in high particle fluxes caused by the ambiguity
problem of multiple hit events, shown in Figure 3-8. If n = 2 or more particles hit the
same sensor without the possibility to separate the strip signals in time p = n! possible
hit allocations (represented by different colors in Figure 3-8) are possible if n strips of
each strip direction show a hit. So it is not possible to distinguish between the n real
and the p-n ghosthits. If pulse hight information is provided by the readout electronics,
with equal amplification for each strip, the ambiguity for small hit numbers n can be
resolved by comparing the pulse heights. The crossings of equal pulse heights repre-
sent the realized hit allocation (black circles for n = 2 case in Figure 3-8). 
To obtain two dimensional information for high particle fluxes one of the electrodes
has to be segmented in both directions. The main challenge with this detectors is the
fact that the number of electronic channels does not increases with only one of the de-
tector dimension, like for strip detectors, but with the area of the detector. Moreover,
the pixels have to be connected to the front-end chip at the segmented electrode side
of the sensor. This layout is called hybrid pixel detector. Two techniques for this pur-
pose are described in section 4.3. An other possibility is to integrate parts or the entire
front-end electronics in the sensor, which is called monolithic pixel detector.
Figure 3-7 Improvement of space resolution: 1 dimensional space coordinates for single sided strip
detector – pseudo 2 dimensional space coordinates for double sided strip detector – real 2 dimensional
space coordinates for pixel detector
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Additional advantages of pixel  detectors are the distribution of the sensors leakage
current to  all  pixels  and the reduced capacity seen by a preamplifier.  As a conse-
quence, the detector can cope with high leakage currents, caused by irradiation, and
the noise of each preamplifier reduces.
3.8 Induced current and charge on segmented detectors
The instantaneous induced current on a given electrode can be calculated with the
Ramo method [RAM39]. It uses a weighting potential Φ, solving the Poisson equation
∇²Φ = 0 with the boundary condition Φ = 1 for the considered electrode and Φ = 0 for
all others. This wighting potential depends only on the geometry of the electrodes al-
location.
The current induced by a moving charge carrier on the electrode is then given by:
i=−q[∂∂ x dxdt ]=qvE v ;
q : charge on charge carrier
v : velocity of charge carrier
E v : electric field component in v direction
[3.21]
Thus the induced charge can be calculated:
Q=q  f−i  ;
i : initial charge carrier position
 f : final charge carrier position
[3.22]
Figure 3-8 Ambiguity of particle hits with strip detectors
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The ATLAS Pixel detector
The task of the ATLAS Pixel detector is to provide data to achieve excellent pattern
recognition in high multiplicity environments, a high track and 3D-vertex resolution
and excellent b-tagging and b-triggering. Thus the basic requirements for the success-
ful operation of the Pixel detector are [BAR02],[ATL98a],[HÜG01]:
• track resolutions of 12 µm in Rφ and of 100 µm in z direction to ensure the possi-
bility to distinguish between different tracks at the high track densities of ATLAS,
hence smallest possible pixel area and pixel size in Rφ direction
• three hits over pseudo rapidity range (|η| < 2.5) for all tracks generated within |z| <
11.2 cm of the beam crossing point
• overall efficiency of more than 97%
• smallest possible radius for the innermost layer (b-physics), limited by the beam
pipe, and largest possible for the outermost one, in order to  optimize the pattern
recognition and stand-alone trigger performance. The upper bound for the radius of
the outermost layer comes from the maximum disk radius and the minimum dis-
tance between its active area and the first disk to give continuous coverage.
• smallest  outer envelope of the pixel  system to minimize the impact on end-cap
SCT design
• good charge collection even after irradiation
• lowest possible amount of material, compatible with the requirements of mechani-
cal and thermal stability, to minimize multiple scattering, decreasing the other sub-
detector performances. 
4.1 Barrel, disks and staves 
The basic layout of the ATLAS Pixel detector is shown in Figure 4-1. It is made of
two main structures: barrel and disks [BAR02]. The global support, a flat panel struc-
ture, is made from a carbon composite material. The overall weight of the Pixel detec-
tor is 4.4 kg and the dimensions are about 1.3 m in length and 35 cm in diameter.
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The barrel consists of three coaxial cylindrical layers, called B-layer, Layer 1 and Lay-
er 2 from the inner to the outer one. Each of the layers consists of two half shells. The
radius of the active area of the B-layer is only 50.5 mm, whereas the Layer 1 has a
nominal radius of 88.5 mm and the Layer 2 of 122.5 mm. A structural element of a
barrel layer is a stave. The B-Layer consists of 22, the Layer 1 of 38 and the Layer 2 of
52 staves overlapping along a tilted sequence with a tilt angle of 20°. On each stave
13 modules, described in section 4.2, are arranged in a sequence of shingled steps (tilt
angle of 1.1°) symmetric with respect to the stave mid module which is horizontal.
The modules are glued to the TMT1. The TMTs consist of carbon-carbon, combining
the advantages of high stability with small weight and low coefficient of expansion.
On the one hand the TMT is responsible for the precise mechanical fixing of the mod-
ules, and on the other hand it makes sure that the cooling of the modules is effective.
Since each module produces about 5 W heat, an excellent cooling system is necessary
to hold the modules on their working temperature of -10 °C. An aluminum cooling
pipe, glued together with a carbon-epoxy omega profile to the reverse of the TMT, is
used to evaporate C3F8. One evaporative cooling loop is used to chill two neighboring
staves, a bi-stave [OLC03],[CUN03].
At each end of the barrel, the disk region contains three disks each. Each disk consists
of 8 sectors, each with 3 modules glued to two carbon-carbon faceplates on both sides.
Al cooling tube loops are mounted between both faceplates. Overall a disk contains 48
modules with a tilt angle of 7.5° between two modules. Since there is no tilting of the
disk modules with respect to the z direction there is only a little dependence of cover-
age on particle traverse momentum. The active inner radius of all disks is 88.77 mm
and their center z positions are 495 mm, 580 mm and 650 mm. The acceptance cover-
1 Thermal Management Tile
Figure 4-1 Layout of the ATLAS Pixel detector with its three barrel layers and the two disk regions,
one at each end, contain three disks each [ATL04],[BAR02]
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age of barrel Layer 1 and 2 determines the z positions of disks 1 and 2 respectively.
The coverage of two pixel hits up to an η of 2.5 is provided by disk 3.
If all pixels are working, there are still tree main sources for overall acceptance losses:
• Losses due to the gaps between the mid-stave module and its neighbors (|z| ~ 3 cm)
and between the next modules (|z| ~ 9 cm)
• Losses due to the small v-shaped gaps at the outer radii of the disks
• Losses due to small gap between barrel Layer 2 and the first disk
Hence the probability to have less than three hits in the acceptance region (|η| < 2.5)
is 2.5 % for high energy muons and increases up to 3.1 % for muons with a transverse
momentum of 0.4 GeV, which can additionally pass through the Rφ gaps between the
staves.
After  the  development  of  radiation-hard  integrated  circuits  in  DMILL [DEN96],
[ATM02] and Honeywell2 SOI3 technologies was not successful and a transition to the
0.25 micron technology had to be done. To match the schedule for the design, proto-
typing and fabrication of the Pixel system, a change to a fully-insertable layout was
necessary [OLC02]. With this new concept the entire Pixel detector system can be in-
stalled independently together with the beam pipe and after the other parts of the ID.
Furthermore beam damages from unforeseen beam incidents can be avoided by instal-
lation after the first LHC commissioning and the accessibility is facilitated.
4.2 Module layout 
The basic component of an ATLAS Pixel Module (~ 6 × 2 cm²), illustrated in Figure
4-2, is the bare module (sec. 4.3), consisting of the Pixel sensor (sec. 4.4) bump bond-
ed to 16 FE4 chips (sec. 4.5), glued to a so-called flex hybrid, which is loaded with
passive SMD5 components, a radiation hard 10 KΩ NTC6 ceramic thermisistor and an
active MCC7 (sec. 4.6) [BOY03a],[EIN03a]. 
Flex hybrids provide the routing between the MCC and the 16 FEs as well as between
the MCC and the outer electrical connection of a module. The interconnections for
timing and control signals follow a ”H”-bus topology whereas the data signals from
the FEs to the MCC utilizes a star topology. The two supply voltages, filtered by 10
µF 10V ceramic capacitors near the pigtail bond pads, are bussed starting between the
middle FEs in order to balance the voltage drops at the corner FEs. A 0.1 µF 10V
ceremic LDC8 is used between each pair of FEs [BOY03b].
The flex hybrid consists of a 50 µm thick polyimide (Kapton)  substrate with pat-
terned Cu traces on both sides and is based on FCB9 technology. Polyimide is used be-
2 Honeywell Int. Inc., Morristown, NJ, USA (www.honeywell.com)
3 Silicon-on-Insulator
4 Front-end
5 Surface Mounted Device
6 Negative Temperature Coefficient
7 Module Control Chip
8 Local Decoupling Capacitor
9 Flexible Circuit Board
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cause of its low radiation cross section, good thermal dimensional stability, excellent
dielectric strength of 300 Vµm-1 and high radiation tolerance up to 100 kGy. The 15 –
20 µm thick Cu traces are covered with a 2 µm electroless Ni plating layer and a 0.2
µm electroless  Au plating layer to  allow soldering and  aluminum ultrasonic  wire
bonding. On both sides cover layers are used to stabilize the traces and make the flex
circuit more robust. The bottom layer must withstand bias voltages up to 600 V.
Because the module is cooled from the FE chips side, thermal conductive glue is used
to glue the MCC to the flex hybrid and the flex hybrid under the MCC to the bare
module. For the same reason thermal conductive glue is used underneath the NTC be-
tween the flex hybrid and the bare module. To ensure the mechanical stability of the
bond pad region, important especially for the wire bonding process, the flex hybrid is
glued to the bare module under the FE wire bond pads. 
The electrical outer connection of a barrel module is realized by the so-called pigtail, a
single layer flex printed circuit made of Kapton, glued to the flex hybrid under its
main bond pad region and under its HV10 extension close to the HV hole. The readout
chain (sec. 4.7) is connected by a so-called Type0 cable, supplying all power, sensor
bias voltage and communication, to the Type0 connector, soldered to the pigtail. A
Disk module has its Type0 cable permanently attached to the flex hybrid without an
intervening connection. The bare module is additionally glued to the flex hybrid under
the main bond pad region of the pigtail. A second outer connection is available, but
only for diagnose purposes, by a bond pad region at the FE 0 & F side of the flex.
The flex hybrid is connected to each FE with 30 and to three sides of the MCC with
71 Al wire bonds with 25 µm in diameter. Each pigtail data bond pad is connected
with the corresponding bond pad at the flex with three 25 µm wires whereas the four
power supply pads are bonded with  14 wires each. These wires have three different
lengths to avoid breaking of them by resonances caused by Lorentz force in the CS
field during power cycling. For the same reason each of the HV pads is bonded with
10 High Voltage
Figure 4-2 Basic layout of the ATLAS Pixel module
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three bonds of different length. The 3 sensor bias wire bonds are made through the 1
mm HV hole exposing a pad on the sensor. The HV hole and the other HV traces and
components are isolated from the rest of the flex hybrid by a 100 µm wide “guard
ring” trace connected to analogue ground and the detector bias return. The guard ring
is located at least 1 mm away from any HV carrying trace or component and a sepa-
rate HV filter capacitor is used as well.
4.3 Bare module
Since in each module ~ 46000 connections between the sensor and the 16 FEs have to
be realized, corresponding to a connection density of about 5000 cm-2 and a pitch of
50 µm, each connection between a pixel and its readout channel is made through a
bump bond, thus this technology is called bump bonding. The importance of this tech-
nique for consumer electronic products increases, but is still a challenge with this high
density and fine pitch. To have technical redundancy during development and to use
multiple  sources  to  fill  the  needed quantities,  two different  manufacturers  of bare
modules are used. IZM11 uses solder bumps whereas AMS12 uses Indium bumps for
the interconnections.
The basic process steps for both technologies are shown in Figure 4-3 and can be sim-
plified to five step processes:
1. Deposition of UBM13 on the sensor and FE wafer
2. Deposition of bumps either only on the FE wafer or on the FE and sensor wafer
3. Thinning of the FE wafer down to about 180 µm
4. Cutting (dicing) of the sensor and FE wafers and selection of good components by
probing
5. Flip chipping of FE chips to the sensor after precision alignment and formation of
electrical and mechanical connection at appropriate temperature and pressure
Both manufacturers get the FE and sensor wafers with Al bump pads and the rest of
the wafer covered with a SiO2 and Si3N4 passivation layer. (1.) In order to have good
adhesion, at IZM the wafers are sputter etched before sputtering of an adhesion layer
(200 nm TiW) and the plating base (300 nm Cu) by electroplating. Photoresist is spin
coated on the wafer and patterned with the below described conventional photolithog-
raphy process. A wettable UBM (5µm Cu) is plated followed by a 100-200 nm Au ox-
idation  protection  layer.  At  AMS  photosensitive photoresist is  spin coated  on  the
wafers and patterned by etching after exposure to UV light through a high precision
contact mask. A proprietary UBM is deposited. (2.) At IZM solder (37 % Pb 63 % Sn)
is electroplated, which remains as 30 µm high cylindrical bumps after photoresist re-
moval. During a first reflow process the cylindrical bumps turn, caused by surface ten-
sion, into spherical bumps. At AMS the UMB is cleaned with a plasma etching pro-
cess immediately before the deposition of In, obtained by electron beam evaporation
of In under vacuum (~ 10-6 Torr). The photoresist is removed by a wet lift-off process
11 Frauenhofer Institut für Zuverlässigkeit und Mikrointegration, Berlin, Germany (www.izm.fhg.de)
12 Alenia Marconi Systems, Roma, Italy (www.amsjv.com)
13 Under Bump Metalization
36 Chapter 4 - The ATLAS Pixel detector
and In cylinders of about 20 µm in diameter and ~ 8 µm in height remain. (3.) Be-
cause many processing steps of bump deposition cannot be carried out with thinned,
fragile wafers, thinning takes place after bump deposition. The FE wafers are com-
pletely coated with thick photoresist to protect the bumps. They are thinned to ~ 180
µm by backside mechanical grinding at  GDSI14. (4.)  Immediately after thinning the
wafers are diced, as they are very fragile. To ensure that the FE chips have not been
damaged the diced and bumped single chips are hold by custom carriers and tested
with probe stations. (5.) The photoresist cover layers are removed again by the de-
scribed lift-off process. At IZM all 16 FE are tacked to the sensor UBM by solder flux
using a precision pick and place bonder. The entire module is placed in a reflow oven
providing a 4 minutes heating cycle with a maximum temperature of 240 °C for a few
seconds in an activated atmosphere.  The bumps and the UBM are solder merged.
Caused by surface tension the FEs align themselfs. At AMS, after removing the pho-
toresist cover layer, a single machine is used to precisely align, flip and bond the FEs
one at a time onto the sensor. The bonding process is a thermo compression at 90 °C
for a couple of minutes with an applied force of 25 N per FE. Since no self alignment
happens for In bumps, the alignment and planarity of applied pressure have to be more
accurate than for solder bumps [WEB03],[AND02]. 
14 Grinding and Dicing Services Inc., Sunnyvale, CA, USA (www.wafergrind.com)
Figure 4-3 The two bump bonding processes used to connect the ATLAS sensors and FE chips
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An advantage of In bumps is the much lower required flip-chip temperature. An addi-
tional difference between the two technologies is the resistance of the interconnection.
Solder bumps have a constant resistance of about 0.5 Ω, whereas In bumps have resis-
tance of ~ 10 Ω, but can increase up to 500 kΩ with oxidation of the bump. This leads
to an increased noise of AMS modules [GEM01].
High resolution (2-5 µm resolution) X-ray inspection with a phosphor screen CCD
system with pattern recognition is used to detect merged and missing bumps, but the
results have to be confirmed by further electrical testing (sec. 5.2). Bare modules with
more than 150 overall, or more than 30 in a single FE, bump defects, like missing or
merged bumps or residue between bumps, are rejected for rework. In this case or if a
FE has been damaged during the flip-chip process it can be replaced by a new one.
Reworking of FEs has been successfully demonstrated for both technologies.
4.4 The sensor 
The ATLAS Pixel sensor has an active area of 60.8 × 16.4 mm². This is a magnitude
bigger than common consumer microelectronic chips. The required space resolution
of 12 µm in Rφ and 100 µm in z direction defines the size of a pixel with 50 × 400
µm². On one hand the sensor should be thick enough to obtain a charge signal high
enough to be easily detected by the FEs, on the other hand it should be as thin as pos-
sible to minimize multiple scattering in the Pixel detector. Hence a sensor thickness of
250 µm was defined, which leads to a mean MIP signal of about 20k electrons. Addi-
tional challenges, compared to industrial microchip production, are the necessary high
purity of the silicon, the structuring of the wafer from both sides and the required radi-
ation hardness of the sensor [HÜG01].
To achieve an acceptable production yield, the design, handling, testing and each pro-
duction step have to be as fault-tolerant as possible. The high purity of the silicon is
necessary to ensure a full depletion of the sensor and to allow defect engineering, thus
typically silicon with a resistance between 2 and 5 kΩcm is used. Especially during
high temperature processes the purity of the sensor surfaces and the environment are
important to avoid the diffusion of impurity atoms into the sensor. In commercial inte-
grated chips the silicon is just the carrier of the active surface structures, hence the pu-
rity of the substrate and the quality of the non-patterned side are less important. Since
both sides of the Pixel sensor are patterned surface damages on both sides can affect
its functionality, thus special care and techniques are required during production, han-
dling and testing.
A n+np+-type sensor, meaning n+ patterned implantations in n-substrate, is used. This
layout has advantages after irradiation and for hybrid pixel detectors. The location of
the depletion zone for n+np+-type sensors before and after radiation induced type in-
version, the n-substrate turning into effective p-doped silicon, so called “p”-substrate,
is shown in Figure 4-4. Before type inversion the depletion zone grows with increas-
ing bias voltage from the p-side towards the n-side, therefore the usage of the sensor is
sensible only when it is fully depleted and the depletion zone reaches the patterned n-
side. After type inversion the depletion zone grows with increasing bias voltage from
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the n-side towards the p-side, thus the sensor is usable if it is not fully depleted.
It is necessary to isolate the pixels by implantations to avoid low-resistance connec-
tions between them by electron-accumulation, induced by positive oxide charges at
the Si-SiO2 interfaces. On one hand the isolation has to be good enough to cope with
an increased amount of oxide charges induced by irradiation and on the other hand it
may not produce too high lateral maxima in the electrical field, which would influence
the voltage tolerance of the sensor. P-stop implantations, p+ implantations between the
n+ pixel implantations, with doping concentrations close to that of the p-side p+ im-
plantations (~ 1014 cm-2) are commonly used for this purpose. They have the disadvan-
tages of an additional necessary lithographic process, risking wrong alignment, and
high lateral maxima of the electric field at the bulk-oxid-p+ junctions. Thus a p-spray
layout is used for the sensors with a mask-less low concentration (~ 1012 cm-2) boron
p+ implantation on the n-side. The n+ pixel implantations (> 1014 cm-2),  locally com-
pensating the p+ implantations,  may have a smaller distance with this layout, hence
alignment  safety distances are not necessary. The doping concentration of the spray
has to be chosen carefully. On one hand the concentration must be high enough to iso-
late the pixels even after maximal irradiation, on the other hand a too high concentra-
tion lowers the voltage hardness of sensor, because the maximal lateral electric field
strengths are located at the bulk-p+-n+ junctions. A major advantage of the p-spray de-
sign is the fact that the radiation hardness concerning breakdown grows with irradia-
tion, hence the sensor can be tested and qualified easily before irradiation[KLA03].
During the development of the Pixel sensor a modified p-spray layout, so-called mod-
erated p-spray, has been tested [LUT97] and implemented in the sensor. This layout is
characterized by  reduced electric field maxima by using a doping profile for the p-
spray implantation with an increased concentration in the center. Therefore the doping
gradient and thus also the electric field maxima are reduced at the p+-n+ interfaces,
whereas the concentration in the center is comparable to normal p-spray concentra-
tions to ensure the interruption of the conductive electron accumulation channel. Opti-
mal doping profiles have been studied in simulations [ROH99]. The relative doping
concentration of the moderated region with respect to the center concentration decides
about the character of the isolation, whether it behaves more like a p-stop or more like
a p-spray implantation. The easiest process to obtain such doping profiles is to use a
Figure 4-4 Comparison of the effective impurity concentration and depletion voltage between
standard and oxygen rich silicon after irradiation with neutrons, pions and protons [FEI00]
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nitride layer to moderate the p-spray implantation. This means that the p-spray im-
plantation process is shifted after the deposition and structuring of the nitride, which
is a mechanical protection and is additionally, since it is a high-resistance conductive
layer, increasing the speed of potential forming in the oxide. The openings in the ni-
tride are smaller than the width of the inter pixel gap, so only the center receives the
full dose whereas the concentration remains low at the pixel edges.
The bias voltage is connected to the p+ implantation, thus the n-side of the sensor has
ground potential. This fact is important for hybrid pixel detectors, since a potential
difference between the sensor and the FEs, seperated by the 25µm gap, could lead to a
flashover. A flashover at the edge of the sensor can happen, if the pn junction on the
p-side reaches the cut edge of the sensor. Thus a multi guard ring structure, metalized
isolated floating p+ implantations, is implemented between the main p+ implantation
and the edge of the sensor to lower the bias potential step by step to zero. It also pre-
vents the depletion zone from reaching the cut edge of the sensor, where crystal de-
fects would inject charge carriers to the bulk and therefore increase the leakage cur-
rent.
To have redundancy during production, two manufactures, CiS15 and ON16, are pro-
ducing the ATLAS Pixel  sensors.  The sequence of the production can be roughly
summarized in 16 steps [HÜG01]:
1. thermal oxidation of both wafer sides and bulk oxygenation
2. spin coating of photoresist on the n-side; photoresist patterned with n+ implantation
mask by photolithography process
3. etching to allow alignment of following masks
4. n+ implantation on the n-side with phosphorus
5. spin coating of photoresist on the p-side; photoresist patterned with p+ implantation
mask by photolithography process
6. etching to allow alignment of following masks
7. p+ implantation on the p-side with boron
8. activation of the implantations by tempering with inert gas
9. deposition of nitride layer on both wafer sides
10.mask-less low dose implantation on n-side with boron (p-spray) 
11.activation of the implantation by tempering with inert gas
12.etching contact holes into the nitride layer on both wafer sides
13.etching contact holes into the oxide layer on both wafer sides
14.deposition and structuring of the aluminum on both wafer sides 
15.alloying of aluminum 
16.deposition and structuring of the passivation on both wafer sides 
A cross-section of the sensor is illustrated in Figure 4-5. 
The production is  characterized by the single thermal  oxidation  step,  defining the
quality of the Si-SiO2 interface and therefore the quality of the entire sensor. The ox-
ide quality is high enough to remain on the substrate during the complete production
15 CiS Institut für Mikrosensorik gGmbH, Erfurt, Germany (www.cismst.de)
16 ON Semiconductor Czech Republic a.s., Roznov, Czech Republic (www.onsemi.cz)
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and all implantation processes can be realized through the oxide with increased ener-
gy.
The radiation hardness of the sensor was a basic design criterion of the sensor. Be-
cause of the high fluence in the Pixel detector (up to 1015 neq cm-2 for the B-layer), the
usage of standard silicon for the sensor would lead to a depletion voltage of 600 V for
the B-Layer after only three years of operation. Since 600 V is also the maximal oper-
ation voltage of the Pixel detector, the depletion depth would decrease starting after
three years. After about five years of operation the depletion depth of the B-Layer
would get too low to detect a traversing MIP, due to the fact that the front-end elec-
tronics do have a non-zero threshold and noise.  Hence the sensors of the B-Layer
would need to be changed after five years.
As the radiation damages in bulk are caused by lattice defects, the ROSE / CERN RD
48 collaboration investigated the possibility to change the defect kinetics of silicon by
increasing  or  decreasing  the  concentration  of  impurities  like  oxygen  or  carbon
[LIN01]. The dependence of the absolute effective impurity concentration and the de-
pletion voltage of 300 µm standard silicon and silicon with an oxygen concentration
of few 1017 cm-3 on the fluence of neutrons and the 1 MeV neutron equivalent fluence
of pions and protons is shown in Figure 4-4. The effective impurity concentration of
oxygen rich silicon increases much slower after type inversion with respect to stan-
dard silicon if the silicon is irradiated with charged hadrons. No change is visible for
neutron irradiation or the behavior of leakage current [MOL99].
The depletion voltage of standard and oxygen rich silicon sensors in the B-layer for
ten years of ATLAS operation is illustrated in Figure 4-6. An annual fluence of Φ =
3.5·1014 neq cm-2 within the first hundred days of a year at high luminosity with 85%
charged hadrons has been assumed. Three different temperature scenarios have been
calculated for the rest of the year. The lowest curves of each silicon type are represent-
ing a warm up period of 3 days at 20 °C followed by a period of 14 days at 17 °C, the
middle ones of 30 days at 20 °C and the highest one of 60 days at 20 °C, and in all
cases a temperature of -10 °C for the rest of the year. Thus, by the usage of oxygen
rich silicon, it is not required to change the B-layer during the ATLAS operation and
furthermore the sensors are more tolerant for staying at room temperature for longer
maintenance periods.
Figure 4-5 Cross-section of the ATLAS Pixel sensor at its cut edge
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The easiest possibility to achieve such high oxygen concentrations in the sensor sub-
strate is to let oxygen atoms diffuse from the oxide layer to the bulk. Therefore in the
first production step after the thermal oxidation the sensor is stored at high tempera-
tures for several hours.
Between each two neighboring FE chips exists a 400 µm gap. So-called long pixels
have a length of 600 µm to avoid having this interchip region non sensitive in the long
pixel direction. In the short pixel direction the eight pixels per column which cannot
be connected directly to a FE by a bump bond are ganged by an additional metal layer
on the sensor to connected pixels. To minimize the ambiguity of track reconstruction
two neighboring of these so-called ganged pixels are connected to the next but one
neighboring bump bonded pixels. Thus if two neighboring ganged pixels in the inter-
chip region are hit by a charged particle two non neighboring connected pixels show a
hit and this event can be distinguished from a double hit in the connected pixels. For
single hit events the ambiguity remains and can only be solved by track reconstruction
with additional information from further Pixel or inner detector layers. Pixels between
two ganged pixels are called inter-ganged pixels. So-called long+ganged pixels are
used to cover the interchip region between four FEs. The structure of the interchip re-
gion with the six different pixel types is shown in Figure 4-7.
Disadvantages of this design are the more difficult track reconstruction, caused by the
different pixel types, and the increased capacitance of the non standard pixels, leading
to increased noise in these pixels and a more complex threshold tuning (sec. 5.3).
To allow the testing of the sensors under operation conditions a punch-trough bias
grid is implemented in the sensor design. Opposite to the bump bond side of each pix-
el a n+ dot implantation, the so-called bias-dot, is separated from, but surrounded by
the pixel n+ implantation. All bias dots are connected to metal traces on top of the ox-
ide. These traces are connected to a 90 µm n+ ring surrounding the entire sensor. By
connecting a single probing needle to this ring all pixels are connected simultaneously
to the ground potential, by the punch-trough-effect (e.g. [HÜG01]). The p-side can be
connected by another probing needle. Therefore the bias grid ensures a homogeneous
electric field in the sensor like during operation when the pixels are connected to the
ground potential through the bump bonds.
Figure 4-6 Depletion voltage of a 200 µm standard and oxygen
rich Si sensor during 10 years of LHC operation [FEI00]
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After bump bonding the sensor to the FEs the bias grid is inactive but it holds pixels
which are not connected by fault with a bump bond to a FE pixel close to the ground
potential. Hence the risk of a flashover is minimized.
4.5 Front-end electronics
To digitize information, created by the passage of a charged particle, from the sensor
16 FE-I3 chips are used. Each chip covers an active area of the sensor tile of 7.2×10.8
mm² and contains about 3.5 M transistors. They are produced with the 6-metal IBM
CMOS6SF process.
The FE chips [EIN02],[EIN03a-c],[BLA02],[FIS02] have to cope as well as the sen-
sors with a lifetime ionizing radiation dose of 50 MRad. Thus prototypes with special
radiation hard technologies (DMILL and Honeywell SOI) have been produced, but the
usage of these technologies has been dropped, mainly because of their extremely poor
yield. Instead of these technologies a transition to 0.25 µm DSM17 technology with
special layout rules has been done. This technology has not been available when the
development of the chip started, but its radiation hardness has been verified by the
RD49 collaboration [ADA00]. The basic design rules are [FIS01]:
• usage of annular NMOS, individually surrounded by guard rings in order to control
17 Deep-submicron
Figure 4-7 Layout of the different pixel types in the interchip region
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any leakage current around the gate (bird's beak) developing during irradiation in
the field oxide
• high quality of the oxide interface to achieve low activation of interface states 
• usage of a thin gate oxide of about 5 nm so that holes created by ionizing radiation
can tunnel out of the gate oxide, therefore threshold shifts become small
• usage of p+ guard rings to eliminate currents between devices
Advantages of the new 0.25 µm technology are the decreasing of layout effort and a
factor six gain in density. 
A FE chip consists of three main parts, shown in Figure 4-8. The top part of the chip,
is a matrix of 160×18 readout channels, the middle part, so-called bottom of column
region, contains the end of column logic and buffers and the bottom part of the chip,
contains the data serializers and the pad frame. 
The FE uses two power supplies, the digital supply VDD, referenced to DGND, with a
range from about 1.4 V to 2.5V and a nominal value of 2.0 V, and the analogue supply
VDDA, referenced to AGND, with a nominal value of 1.6 V. VDDREF is used to
provide power only to the preamplifiers and is the reference for the preamplifier in-
puts. It is connected to VDDA outside the FE. The current consumption is roughly 75
mA on VDDA and 35 mA on VDD. AGND and DGND are connected together out-
side the module. 
The FE channel (pixel) dimensions, corresponding to the sensor pixel dimensions, are
50 × 400µm². Each front-end channel consists of a high gain, fast preamplifier using
a feedback capacitance of nominally 5 fC. A DC feedback scheme can compensate
Figure 4-8 Layout of the ATLAS Pixel FE chip and a single pixel channel
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DC leakage currents of more than 100 nA on the preamplifier input. A DC-coupled
second  stage  and  a  fast  differential  discriminator  are  following  the  preamplifier.
Eleven 8-bit current mode DAC18s, in turn supplied by a current reference, are used to
control the biasing of critical nodes in the preamplifier and the discriminator, as well
as threshold adjustment of the discriminator. The threshold can be varied from 0 to
about 1 fC. The normal operation threshold is about 0.5 fC, or 3 ke- equivalent, and
typical MIP signals from the sensor are about 3.5 fC, or 20 ke- equivalent. After the
lifetime dose of 1015 NIEL equivalent the sensor MIP signal decreases to 10 – 15 ke-.
Figure 4-9 shows the schematic of a pixel cell and its digital readout. The preamplifier
with its sensor bump pad is seen left from the center with its bias connections IP, IL
and IVDD2. A kill bit disables the preamplifier without changing its power consump-
tion. The 3-bit local FDAC19 allows to regulate the feedback current for each pixel
separately, whereas the bias currents IF and ItrimIF are used to adjust the feedback
current global for all pixels.
The  second  stage  amplifier  and  the  discriminator  is  seen  in  the  center.  A  5-bit
GDAC20, its digital setting is distributed to local 5-bit DACs in each pixel, allows to
adjust  the  overall  threshold  for  a  FE  very  linear  and  fine-grained.  A  6-bit  local
TDAC21 in each pixel, the 7th bit is used to choose in which of the two nodes to inject
the current, is used to increase the threshold of a pixel with about 75 e- per DAC count
in the mid-range. The signal shape after the preamplifier, after the discriminator and
their threshold and feedback current dependence is shown in Figure 4-10. Due to the
linear discharge the TOT22 is proportional to the injected charge.
The analogue injection circuit, used to test, threshold tune and TOT calibrate the FE,
is shown on the left of Figure 4-9. Two separate injection capacitors, with nominal
values of 8 fF for Clo and 40 fF for Clo+Chi, are used. Either direct pulses on the ExtInj
line can enter into the capacitors or a voltage step is generated by using the Str signal
to switch the capacitors from VDDREF down to VCAL, which is a voltage provided
by a DAC in the bottom of column region.
If Digital Hit Injection is enabled the StrDig is routed into the pixel control logic,
shown on the top right, where it replaces the discriminator output, and can be used to
test the pixel hit logic, the HitBus FastOR logic and the following readout. The TOT
of the hit is determined by the width of the injected pulse. The FastOR Hitbus can be
used to operate the FE in a self-triggering mode.  This means the FE is generating
LVL1 triggers by itself with a programmable latency. This allows to read out hits pro-
duced by a radioactive source. 
To measure the charge of a hit the TOT for the discriminator output pulse in units of
the 40 MHz crossing clock is recorded. The leading edge (LE) of the discriminator
output pulse stores the timestamp, provided by a 8-bit wide Gray-coded [HAY01] bus
which increments with each 25 ns beam crossing, in a 8-bit SRAM23 cell. The 8-bits
of the counter allow a maximal LVL1 latency of 6.4 µs. The timestamp of the trailing
edge (TE) is stored in a second SRAM and a busy and hitbus latch are set to active.




22 Time Over Threshold
23 Static Random Access Memory
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This prevents the overwriting of both SRAMs until the hit has been read out, because
the ReadPixels line is used as clock for both latches. The hitbus informs the EOC24
logic, in the bottom of column region, that a hit has been recognized in the column
pair. The CEU25 state machine of the EOC freezes the column pair and the busy and
hitbus latch are separated. It starts the readout of pixels that show a hit into the 64
EOC buffers, one for each 5 pixels, at the bottom of each column pair. Since each pix-
el only sends its hit information to the EOC buffers if no other pixel in front of itself
in the readout chain shows a hit, that has not be read, the EOC buffers are filled se-
quentially.
The hit data are processed by a pipelined TOT processor, converting the Gray-coded
leading and trailing time to binary and subtracting them to get the TOT, before they
are written to the EOC buffers. The TOT processor can additionally apply a threshold
and single-crossing time slewing correction for hits under a settable TOT threshold,
which is necessary since small charges undergo more time slewing. The threshold cor-
rection suppresses writing of hits that are under a second settable TOT to the EOC
buffer [EIN03b].
A  threshold  autotuning  block  is  implemented  in  each  pixel.  It  contains  a  5-bit
up/down counter,  which counts  up/down for  each injection  which passes/does not
pass the discriminator. The counter is preset to its mid-point. If the counter is above
its mid point after a nominal number of injections the corresponding pixel is flagged
above threshold and the counter  is  preset  to  its  mid-point  again.  The threshold is
24 End Of Column
25 Column Extractor Unit
Figure 4-9 Schematic of the FE pixel, its control blocks and its digital readout
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scanned downwards and the autotuning block of each pixel is separately and automati-
cally stopped when it is not flagged anymore.
A 16-word trigger FIFO26 allows the FE to concurrently process hits from up to 16 dif-
ferent external LVL1 triggered bunch crossings. The hit information for a LVL1 trig-
gered crossing is scanned out from the EOC buffers by the readout controller and send
through the data serializer to the MCC. The time of a second timing bus, delayed to
the first one by an adjustable latency, must be equal to the LE time of a hit to start its
readout. Hits with a LE time smaller than the time of the second timing bus are delet-
ed from the EOC buffers.
Three registers, the Global Register, the Command Register and the Pixel Register,
are used to control the FE chip. They have a common interface, based on a simple se-
rial protocol, with three CMOS27 inputs. These inputs are the data input (DI) line, the
load (LD) signal and the 5 MHz CCK28, whose presence activates the Command De-
coder. A 29-bit command field is transmitted to the FE when LD is low and stored in
a command shift register, formed by a series of standard DFF29 cells. The shift register
data is latched into the SEU-tolerant command register latches when the LD rises. The
command field determines whether the FE is addressed and whether a data field is ex-
pected. A data field of arbitrary length is transmitted during LD is high.
The data field can be shifted to the Global Register, which contains a 231-bit Global
Shift Register, also formed by standard DFF cells. The data can be transfered from the
Shift Register into the SEU-tolerant Global Register latches by a WriteGlobal com-
mand. A read-back to the Shift Register is possible by a ReadGlobal command. The
bits of the Global Register are distributed throughout the bottom of column region, in
order to have them close to circuits they control.
The data field also can be transfered to the Pixel Register. The data is first shifted to a
26 First-In, First-Out
27 Complimentary Metal-Oxide Semiconductor
28 Command Clock
29 Delay Flip-Flop
Figure 4-10 Injected charge, threshold and feedback current dependences of the
TOT in the FE preamplifier and discriminator
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Pixel Shift Register, consisting of nine, one for each column pair, 320-bit MUX30 cell
registers. Each of this nine segments can be enabled or disabled by setting the corre-
sponding bit  in the Global Register.  14 SEU-tolerant configuration latches in each
pixel form the Pixel Register. 14 different Load commands can be used to simultane-
ously transfer the data from the Pixel Shift Register to the corresponding set of latches
in the pixels. A read-back to the Pixel Shift Register by an other set of 14 commands
is implemented as well. The structure of the three registers and their writing and read-
out is shown in Figure 4-11.
If a SEU occurs in one of these registers,  the  corresponding register has to be re-
freshed. Since writing to the Global and Pixel Register is only possible when the data-
taking of the FE is disabled this leads to a dead time for the entire FE. The refresh
time for an entire module is roughly 1 ms for the Global Registers and 200 ms for the
Pixel  Registers.  Hence  SEU-tolerant  latches,  so-called  DICE31 cells  [CAL96],  are
used for the 14 Pixel Register latches in each pixel. The schematic of a DICE cell is il-
lustrated in Figure 4-12. Simultaneous write to two nodes are necessary to flip this
latch. Therefore both sensitive nodes are separated about 5 µm. Additional redundant
reset signals are implemented for the Global and Command Register latches. Both
registers use a triple-redundancy scheme to improve their SEU-hardness. A majority-
logic is used in each bit-slice to determine the combined output of the three cells and
to provide a bit-flip signal if the three storage cells do not have identical values. This
bit-flip signal allows to measure the single DICE cell upset rate. An overall parity is
defined for the combined Global and Command Register and allows to measure the
30 Multiplexer
31 Dual Interlock Storage Cell
Figure 4-11 The three different FE registers and their shift registers
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upset rate of the triple-redundant DICE cell.
A standard pixel has a capacitive loading of about 300 fF from the sensor. The in-
creased capacitive loading of the preamplifier input of long pixels, about 400 fF, is not
large  enough  to  need  a  design  change,  but  for  the  same  reason  the  ganged  and
long+ganged pixels, with a capacitive load of about 1000 fF, in row 153, 155, 157 and
159 have 4 times the nominal IP current and an input transistor that is 3 times the
nominal size. Because of the metal interconnections on the sensor the inter-ganged
and inter-long+ganged pixels also see an increased capacitive load, about 700 fF, and
therefore the pixels in row 152, 154, 156 and 158 have 2 times the nominal IP current
and an input transistor that is 2 times the nominal size, in order to achieve acceptable
timewalk for all pixels. The timewalk is the dependence of the TOT value from the
analogue injected charge. Although pixels in row 152 are not inter-ganged ones, but
the row was modified to preserve the symmetry of the layout.
All bias generating circuits are located in the bottom of column region. The bias volt-
ages are distributed throughout the two dimensional array of pixels using horizontal
buses, so-called Top Bus, located at the top of the chip. This layout avoids interfer-
ence between the analog biasing and the fast digital signals. The biases are distributed
as the Vgate-source of a diode-connected FET in the bottom of column region. In each pix-
el a matching mirror transistor is used to regenerate the current. A single active volt-
age drop compensation circuit is implemented in each pixel. Even rows have an IL2
compensation circuit, odd rows an IP one. A monitoring scheme allows to multiplex
out the IP or IL2 current from each individual pixel.
The pad frame of the FE-I chip contains 47 I/O pads, 100 × 200 µm² on a 150 µm
pitch, located at the bottom of the chip. The three power supplies have all two input
pads for redundancy and reduced internal voltage drops. LVDS32-compatible differen-
tial drivers and receivers are used to perform all high-speed I/O from and to the FE.
32 Low Voltage Differential Signaling
Figure 4-12 Schematic of a DICE SEU-tolerant latch cell. Both reset signals are implemented
for the Global and Command Register but not for the Pixel Register latches
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The output drivers use a reduced output current of 0.5 mA, instead of the standard 3.5
mA, and a 600 Ω terminator resistor is used in the receiver to produce the standard
300 mV signal swing. CMOS pads are used for less critical I/O. Some of them use
pull-up or pull-down resistors to determine their default state.
4.6 MCC
The MCC-I2.1[BEC03a-b],[DAR03] is produced in 0.25 µm DSM technology, con-
sists of about 880 k transistors and its dimensions are 6.84 × 5.14 mm². 
A schematic overview of the MCC is shown in Figure 4-13.
The MCC uses the 40 MHz CK clock, which is synchronous with the LHC bunch
crossing, to synchronize the data lines DTO, DTO2 and DTI. They and the CK itself
are transmitted to the module by LVDS differential signals. The receiver and driver
block for them is the so-called module port. The output bandwidth of the module can
be set to 40 Mb/s or 80 Mb/s on either DTO or DTO2, so-called single-link mode, or
to 80 Mb/s or 160 Mb/s dual-link mode. The dual-link bandwidths are especially nec-
essary for modules in the B-layer, which have to cope with high event rates. From the
CK the MCC is generating the XCK clock with the same frequency and the CCK
clock with 5 MHz. XCK is the main clock for the MCC itself, via the external XCKIN
connection and is used to clock the FEs. This minimizes the skew of the clock be-
tween all FEs of a module.
Unidirectional interconnections are used between the 16 FEs and the MCC. The driver
and receiver block for them is the so-called FE port. Sixteen  separate LVDS serial
data links, in phase with the XCK clock, with up to 40 Mb/s transfer rate each are
used for data transmission from the FEs to the MCC. This start topology has a higher
fault  tolerance,  and  allows,  caused  by the  low  FE  buffer  occupancy,  smaller  FE
buffers. A “data push” protocol is used, means the FEs send the hit coordinates, or-
dered by event number and followed by an EoE33 word to keep event synchronization,
as soon as they are ready in the EOC buffers. The hit data are written into the 27-bit
Shift Register of one of the 16 identical Receiver blocks [BEC02a]. The Shift Register
flags to a control state machine if the stored word is a hit or an EoE word. The control
state machine keeps track of how many hits and EoE words are stored in the Receiver
FIFO by two up-down counters. If less than 16 EoE words or 128-16 hit words are
stored the control state machine shifts the word to the Receiver FIFO, otherwise it
drops the word, but sets a HitOverflow or EoEOverflow warning flag in the next EoE
word in order to keep up with event synchronization. The FIFO, a 128 × 27 bit wide
dual port SRAM full custom block, is necessary to derandomize the hit data, send
with random fluctuations of the data rate by the FE. 7-bit read and write pointer for
the FIFO are provided by the control state machine as well. The control state machine
cannot stop the FE from transmitting data, but it blocks the LVL1 trigger to the FE to
avoid mixing of hits belonging to different events, if an EoE overflow has been recog-
nized. 
33 End-of-Event
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Each time an EoE word is detected in one of the Receiver blocks the Scoreboard,
formed by 16 individual 5-bit up-down counters, in the Event Builder [BEC03c] block
is updated. This means the counter for the corresponding Receiver channel is incre-
mented. As soon as the control state machine of the Event Builder block finds a com-
plete event, all counters are not zero, it shifts the last word from the Pending LVL1
FIFO to the Transmitter. This 16 bit wide and 16 word deep fully synchronous, single-
clocked FIFO contains the last 4 significant bits of the 8-bit LVL1ID34 counter, the 8-
bit value of the BCID35 counter and the number of skipped LVL1s in the last 4 bits.
These counters are implemented in the TCC36 block. The BCID counter is increment-
ed at each XCK clock cycle and the LVL1ID counter each time a LVL1 is detected by
the MCC. The write pointer to  the Pending LVL1 FIFO is provided by the TCC,
whereas the read pointer is provided by the Event Builder control state machine. After
the transmission of the Pending LVL1 FIFO word the Receiver FIFOs are read out se-
quentially. The EoE word is used to stop the readout of each FIFO. The Receiver
FIFO output data streams are multiplexed by the Input Multiplexer to the Transmitter.
The address of the next FIFO, depending on which FE is activated in the Register
Bank, is provided from the EoE Encoder. All Scoreboard counters are decremented
after an EoE word has been detected in the last activated Receiver FIFO and the entire
serial  data stream has been send via DTO and/or DTO2 by the Transmitter  to the
ROD. The LVL1 counter in the control state machine of the Event Builder keeps track
of the number of LVL1s send to the FE and can block the LVL1 output if more than
15 LVL1s are still pending.
34 Level 1 Identification
35 Bunch Crossing Identification
36 Trigger, Timing and Control
Figure 4-13 MCC schematic and routing to the FEs
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Eleven 16-bit configuration and status registers have been implemented in the Regis-
ter Bank [BEC03d]. They are readable and writable by the ROD and some of them
can be modified by the MCC itself. They contain for example the bandwidth mode of
both DTOs, which FE is activated and the detection of a SEU in one of the MCC
blocks. The shadow I/O Shift  Register in the Register Bank avoids any temporary
change of bits that would not be changed by a read or write command. This allows to
read back the Register contents to the Shift register and transmit it to the ROD via
DTO and/or DTO2.
The Command Decoder [BEC03e] is decoding the DTI signal line from the ROD. All
commands are divided into three groups: LVL1, Fast and Slow. A 5-bit LVL1 trigger
word command can be issued every 125 ns. Fast commands consist of 5 header and 4
body bits and can be transmitted to the MCC in the absence of a LVL1 command
without stopping the data acquisition. They are used to reset the BCID and LVL1ID
counters, to generate a pulse on the Str line, which provides the timing for calibrations
of the FEs, or to generate a SYNC signal, which provides a hierarchy of synchronous
resets to the FEs. Slow commands are subdivided into a 9-bit header, an 8-bit body
and eventually a data field of arbitrary length. As soon as a slow command is detected
by the Command Decoder the data acquisition is blocked. Slow commands are used to
reset the MCC, meaning all registers, FIFO pointers and status flags are set to their de-
fault value, to globally reset all FE of a module, to read (write) data from (into) the
Register Bank or the Receiver FIFOs and to transmit configuration data to the FEs.
Since the DI line of the FEs is referenced to CCK, each bit of the FE configuration
data in the MCC DTI stream, referenced to CK, has to be repeated eight times.
Each FE is addressed by a 4-bit geographical address (GA). Therefore the FEs have
four CMOS inputs with pull-up resistors, which provide a “one” for the address bit in
the default state. All four GA pads on the FEs are wire-bonded to the corresponding
pads on the flex. Appropriate to their FE position, some of these pads are connected to
DGND which provides a “zero” for the address bit. Two further Slow commands al-
low  a  read-back  of  the  FE  configuration  data,  which  is  transmitted  unchanged
throughout both DTO lines, and to start the data acquisition again.
To avoid errors caused by SEU the Command Decoder has been triplicated with a ma-
jority logic on all outputs. Triple-redundant bits with majority logic are used for the
Register Bank and the Event Builder control state machine as well. Three separate
SEU warning bits, one for each of the three blocks, are set if a SEU is detected in the
corresponding block. This warning is most important for the Register Bank since no
automatic SEU correction has been implemented in the Register Bank. Therefore the
correct values should be rewritten to the Register Bank as soon as possible. All FIFO
pointers and control signals provided by the Receiver blocks have been triplicated but
no SEU warning bit is set in case of a SEU. Due to their size it was not possible to
triplicate the Scoreboard and the Transmitter. 
4.7 Readout chain
To avoid problems caused by ground loops and cross-talk optical fibres are used for
all data transfer from and to the modules. Either six or seven modules are connected
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by Type0 cables of a length between 70 and 130 cm to a so-called PP037 flex circuit.
Modularity six is used to read-out a disk sector and one half-stave and modularity sev-
en for the other half-stave. Type0 cables are made of twisted-pair 100 and 300 µm
polyurethane isolated Al wires, which are micro welded to a small PCB38 with a sol-
dered Type0 connector [EYR03]. A schematic view of the readout chain [GER03b],
[BEC02c] is shown in Figure 4-14.
A so-called Optoboard [GER03b],[CHU03] PCB is attached to the PP0. An array of
eight Si PiN39 photodiodes, a pn-junction with an intrinsic semiconductor between, is
used to convert the light signals from the optical fibres to electrical signals. Two 4-
channel DSM DORIC40 chips decode the BPM41 encoded electrical signals to recover
the 40 MHz CK and the 40 Mb/s DI data stream and provide them to the modules. In
the opposite direction, the modules transmit their 40 or 80 Mb/s LVDS data stream
via DTO or DTO2 to the PP0. Dual-link connections, DTO and DTO2 with up to 160
Mb/s, are only used for modules in the B-layer due to their high hit rate. Four 4-chan-
nel DSM VDC42s, which can cope with 40 Mb/s and 80 Mb/s data streams, convert
37 Patch Panel 0
38 Printed Circuit Board
39 Positive-intrinsic-Negative
40 Digital Optical Receiver IC
41 Bi-Phase Mark
42 VCSEL Driver Chip
Figure 4-14 Readout chain and On- and Off-detector electronics of the Pixel detector
4.7 Readout chain 53
the differential signals into currents which are used to drive the emitter array of 2 × 8
VCSEL43s. A digital low generates a 1 mA current whereas a digital high generates a
programmable current of about 10 mA. Therefore each module uses 2 (3 for B-layer
modules) optical fibres for communication with the about 80 m apart Off-detector
electronics.
The Pixel Off-detector electronics are arranged in nine 9U VME6444 crates with cus-
tom backplanes. Each crate contains up to 16 RODs [MEY03], 16 BOC45s [GOO02],
a TIM46 and a RCC47 [HIL00]. The layout of a Pixel crate and its basic connection to
the other ROS48 [CRA02] components are shown in Figure 4-15.
The optical fibres, coming from the modules, are connected to so-called RX PlugIn
and TX PlugIn boards, which are attached to the BOCs. Depending on the hit rate of
the connected modules 1, 2 or 4 TX PlugIns and 2 or 4 RX PlugIns are connected to a
single BOC. A receiver (RX) board contains an array of 8 PiN photodiodes and a 12
channel DRX49, which translate the PiN signals into LVDS signals. The 12 channel
BPM Encoder on the transmitter (TX) board encodes control data signals and the CK
to BPM signals, which are used to drive the array of 8 VCSELs. The TX and RX
ASIC50s can cope both with up to 12 channels, because they have been designed with
modularity 12 for SCT, but are only used with modularity 8 for the Pixel detector. 
A CK, LVL1 and Command block on the BOC receives the CK and LVL1 trigger sig-
nals via the custom backplane of the readout crate from the TIM. It receives command
data streams from a controller  FPGA51 on the ROD and provides these to the TX
boards. The TIM in a readout crate is receiving CK and LVL1 from the common AT-
LAS TTC over an optical interconnection and is distributing them to all components
in the crate. For testing purposes the TIM can be operated in a standalone mode, gen-
erating the TTC locally by itself. Commands can be send to the controller FPGA by
the RCC via VME.
The hit  data received by a RX board is  transmitted  to the ROD.  A hit  formatter,
formed by 4 FPGAs, is used to check and change the format of data, coming from the
modules. The data of a single event from different modules connected to a BOC are
combined by the so-called event fragment builder FPGA. A router FPGA is used to
distribute the event fragments to the S-Link52 block on the BOC and to the 4 slave
DSP53s on the ROD. These DSPs and an additional master DSP, which is processing
the output data of the slave DSPs, are generating monitoring data and calibration his-
tograms from the hit data flowing through the ROD. The histograms and monitoring
data are accessible through the VME bus by the RCC.
The RCC is a commercial single board computer connected with the ATLAS Run
Control over the TCP/IP ATLAS network. It is used to configure and control the TIM,
43 Vertical Cavity Surface Emitting Laser
44 Versa Module Europa
45 Back of Crate
46 TTC Interface Module
47 ROD Crate Controller
48 Readout System
49 Driver Receiver IC
50 Application Specific Integrated Circuit
51 Field Programmable Gate Array
52 CERN specification for an easy-to-use FIFO-like data link (hsi.web.cern.ch/HSI/s-link)
53 Digital Signal Processor
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BOCs and RODs. Hence the RCC has access to several databases, containing calibra-
tion information for each TIM, ROD, BOC and Pixel  module.  The RCC receives
commands from the Run Control, transmits histograms to the central ATLAS DAQ,
handles errors and messages from the readout crate components and manages their
status. A standalone mode is implemented to the RCC as well to allow testing of the
readout crate without the Run Control.
The event fragments are transfered from the BOCs over the so-called ROL54, an opti-
cal S-Link interconnection, to the ROBs, which are used as temporary buffers until a
LVL2 decision for the corresponding event has been made. Thus the LVL2 can, de-
pending on the RoI information provided by LVL1, directly access the memories of
the ROBs and readout event fragments. If a LVL2 trigger is generated for an event the
Event Builder reads all event fragments for this event from the different ROBs via S-
Link, combines them and transmits the event to the EF, where the last online decision
about keeping or dropping the event is made. Events passing the EF are written to the
ATLAS Data Storage and can be used for physics analysis and the search of the Higgs
boson. 
54 Readout Link
Figure 4-15 The Pixel readout crate and its components
Chapter 5
Module assembly and testing
The procedures to assemble a Pixel module, to test it and the necessary test setup are
described in this chapter. Since only an automation of test steps with as few operator
interventions as possible permits to reach a testing rate which can cope with the neces-
sary production rate of Pixel modules, several software developments are presented,
too.
5.1 Module assembly and test setup
The assembly of the required 1744 Pixel modules is distributed to 5 institutes: LBNL1,
Dipartimento di Fisica e INFN2 Genova, Physikalisches Institut – Universität Bonn,
Fachbereich Physik – Universität Siegen and Experimentelle Physik IV – Universität
Dortmund. It is planned to produce and test about 300 of these modules during the
next 1½ years at Dortmund.
Therefore the components, which are necessary to build a module, will be shipped to
Dortmund. Some of the received components are already tested at their vendor or the
institute which is responsible for their production and just undergo a visual inspection
to ensure that they have not been damaged during the transport. The bare modules
cannot be tested at their vendors and thus have to be qualified before the assembly to
ensure that they have full operativeness and have not been damaged during the trans-
port.
The course of module assembly [RAJ04]  and the necessary test  steps between are
shown in Figure 5-1.
The flex is received loaded with SMD components, glued with 3M3 AF42 solid adhe-
sive film at both ends to a flexholder. The flexholder PCB tightens the flex during the
module assembly and guarantees that the flex connot be moved. Four holes in the
flexholder and the flex are used for alignment between both components. The central
knock-out section of the flexholder forms a backing for the flex when it is glued to the
1 UC Lawrence Berkely National Laboratory (www.lbl.gov)
2 Instituto Nazionale di Fisica Nucleare (www.infn.it)
3 3M corp., Maplewood, MN, USA (www.3m.com)
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flexholder, loaded with SMD components, the MCC and the pigtail and is wire bond-
ed. It provides a metal ground plane underneath the flex which allows a HV isolation
testing of the flex bottom cover layer. Holes in the knock-out section can be used to
fix the flex during assembly steps with special vacuum chucks. Printed circuits with
wire bond pads matching test wire bond pads on the flex allow to test the flex with its
SMD components before the pigtail is attached. After laminating the flex to the flex-
holder, SMD loading the flex and wire bonding the flex test pads to the flexholder test
pads, tests for opens, shorts and HV isolation are made at the University of Oklahoma.
The Type0 connector soldering to the Pigtail is done and tested for opens and shorts at
the Universität Bonn. 
After a visual inspection of the received flex and the pigtail, the flexholder is screwed
to a Al vacuum chuck which allows to fix the flex. To guarantee the alignment of the
flex on all  production chucks the flexholder  contains  two alignment holes  and all
chucks have two alignment pins. The pigtail is aligned under a microscope and fixed
with help of two teflon fixtures attached to a special bridge, which is screwed to the
chuck. The fixtures are located above the HV pads and the LV pads of the pigtail.
Two pieces of AF42 film are put and aligned between the pigtail and the flex under-
neath the fixtures. After one hour in an oven at 175 °C the pigtail is laminated with
mechanical pressure to the flex.
The MCCs are tested by the commercial chip tester company DELTA4 [BEC03f]. A
continuity test  of I/O pads measures the  presence of protection diodes at the input
4 Danish Electronics, Light & Acoustics, Hørsholm, Denmark (www.delta.dk)
Figure 5-1 Course of module assembly and testing steps for the ATLAS Pixel module
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pads. The static supply current is measured with LVDS drivers terminated with 100
Ω. The dynamic supply current is measured with 6 frequencies between 1.25 and 40
MHz. Upper and lower current limits have been defined for both supply current tests.
The leakage current of the CMOS inputs is measured and the limits take into account
the 100 kΩ pull-up and pull-down resistors. A VDD scan from 2.0 to 1.7 V in 10 mV
steps with simulating a digital injection scan on 16 FEs is performed. A MCC is ac-
cepted if it works down to 1.87 V. The input voltage thresholds and output voltages
for  all  LVDS and  CMOS lines  are  measured.  The  Receiver  FIFOs are  tested  by
read/write operations of all SRAM cells. A further test verifies the digital operative-
ness of the MCC with an ATPG5, for example the event building at different output
bandwidths and FE configurations. The delay is measured for five different latency
values.
On the same vacuum chuck five Dow Corning6 SE4445 two component glue dots are
placed between the MCC wire bond pads on the flex. The MCC is put on the glue dots
with a vacuum lifter pen and aligned to match the MCC wire bond pads on the flex. A
teflon pin, hold by the Al bridge, is pressing the MCC with about 20 g to the flex dur-
ing the one hour curing of the glue at 60 °C in the oven.
The pigtail and MCC are wire bonded to the flex at GMA7. Pull  off tests are per-
formed with  additional  bonds and the necessary force  is  measured.  Typically pull
forces for bonds done by GMA on the modules are about 9 g. A visual inspection has
to be done on the flexes after they returned from GMA to ensure that all bonds and all
pull-off tests are made correctly and the pulled wires are removed. To guarantee the
operativeness of the MCC, flex, pigtail and all wirebonds the so-called flex-MCC is
tested with the module test setup shown in Figure 5-2 and Figure 5-3.
The setup has got four subsections: bare module probing, room temperature scans,
source scans  and burn-in.  The room temperature scans  section  is  used to  test  the
MCC.
Operating the MCC does not need any special cooling, so the flex can stay in its per-
spex transportation covering. Either a Type0 cable is used to connect the Type0 con-
nector on the Pigtail  with the Type0 connector on the flex readout card or the so-
called card edge connector on the flex readout card provides connection to the test
printed circuits on the flexholder. The flex readout PCB or a MAC8, new version of
the flex readout card, provides routing between the module and the readout and pow-
ering components of the setup. They contain a commercial IBM9 LVDS buffer to re-
generate the CK. An Agilent10 E3646A dual voltage power supply is used to supply
the module with VDD and VDDA. VDD is also used to power the LVDS buffer. To
allow compensation of the about 0.5 V voltage drop on the Type0 cable VDD and
VDDA are remote sensed on the module through the Type0 connector and the flex
readout card or MAC. To avoid oscillations of the supply voltages, caused by external
noise induction, twisted pair sense lines are used in the Type0 cable and the supply ca-
5 Automatic Test Pattern Generator
6 Dow Corning Corp., Midland, MI, USA (www.dowcorning.com)
7 Gesellschaft für Mikroelektronik-Assemblierung mbH, Duisburg, Germany
8 Module Adapter Card
9 IBM Corp., White Plains, NY, USA (www.ibm.com) 
10 Agilent Technologies, Palo Atto, CA, USA (www.agilent.com)
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ble, where they are additionally shielded. A four-channel GPIB11 multiplexer can be
used to successively power and test up to four modules. A dual channel ISEG12 SHQ
222M supplies the module through the flex readout card or MAC with the HV bias
voltage. The flex readout card or MAC is connected to the TPCC13 by a ribbon cable
with 50-pin Robinson connectors. 
The TPCC [RIC03] can control power distribution to the module, regenerates CK and
data signals. A XILINX14 XCV100 FPGA is used to generate serial commands. Up to
4 modules can be operated with one card, since data commands are multiplexed and
the CK can be send to all modules  simultaneously, but it only allows to receive the
upstream measurement data for one module at a time. The two supply voltages VCC +
5.0 V and VEE – 5.0 V for the TPCC are generated by two Zentro Constant power
supplies. The TPCC can generate VCAL calibration pulses which are used for exter-
11 General Purpose Interface Bus
12 ISEG Spezialelektronik GmbH, Radeberg, Germany (www.iseg-hv.de)
13 Turbo Pixel Control Card
14 XILINX Inc., San Jose, CA, USA (www.xilinx.com) 
Figure 5-2 Dortmund module test setup with its four subsections: bare module probing, room
temperature scans, source scans and burn in
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nal analogue injection scans, hence the VCAL output of the TPCC is connected to the
VCAL input of the flex readout card or MAC. Two 16-bit AD155541 DACs define the
low and high voltage levels for external calibration pulses. For external and internal
calibration the leading and trailing edges of the calibration strobe can be adjusted over
a range of 64 ns in ¼ ns steps. The TPCC does support temperature measurements of
modules with the NTC on the flex. It is connected to the TPLL16 VME interface card
by a twisted pair ribbon cable with 37-pin D-Sub connectors. The TPLL is based upon
a XILINX 400Kgate FPGA, which is controlled using list processing via a 32-bit 64k-
deep FIFO and encodes and decodes the MCC serial data protocol and can cope with
all MCC output bandwidths. A second 512k FIFO is used for return data. The TPLL
generates the CK with a programmable clock generator, with operation frequencies
from 15 MHz to >100 MHz, and is responsible for synchronization. 16 MB SRAM on
the TPLL is used to support module level histograming and to store 256 scan points
with 8-bit counting or 128 scan points with 16-bit counting for a whole module.
The communication with the DAQ-PC is possible over a NI17 VME-MXI18-2 interface
card in the WIENER19 VME crate and a NI PCI20-MXI interface card in the DAQ-PC.
A NI PCI-GPIB interface card in the DAQ-PC is used to control the VDD/VDDA
power supply and the GPIB multiplexer, whereas the HV supply is controlled by a
RS232 interconnection. The TurboDAQ21 measurement software has been developed
with NI LabWindows/CVI by LBL. A modified version, the so-called TurboDUCK,
additionally supports components of the Dortmund module test setup, which are not
Pixel standard components (sec. 5.4). 
With this setup four different tests are performed to qualify the flex-MCC for further
assembly steps. To test the 16 FIFOs of the MCC 128×27-bit alternating logical one
and zeros (0x2AAAAAA) are written to each of them and the readout is compared
with the expectation. The test is repeated for the inverted pattern (0x5555555). The
same test is done for all eleven 16-bit registers with their 4-bit fields (filled with 0xA
and 0x5). Receiver by receiver of the MCC is tested by sending one hit and a EoE
word to each of them. The hardcoded hit data is retrieved by sending a trigger, is
parsed and compared with the expectation. The event building is tested by writing a
set of hit data, defined by the current stage mask of TurboDAQ, to all FIFOs. All re-
ceivers are enabled concurrently and by sending a trigger the event construction with-
in the MCC is started. The return data is passing through the TurboDAQ parsing ma-
chinery and is  compared with the expectation.  All  MCC tests  are repeated for all
MCC output bandwidths and both output lines with VDD voltages between 1.6 V and
2.5 V using 0.03 V steps.
The most critical assembly step, due to the expensive and only limited available bare
module, is the gluing of the flex-MCC to the bare module, since handling or assembly
errors can lead to the loss of the entire module.  It has been  successfully tested to
change a non working MCC of a module, but it is a risky process and should be avoid-
ed. The risk to damage the bare module during removing a non working flex from a
15 Analog Devices Inc., Norwood, MA, USA (www.analog.com)
16 Turbo Pixel Low Level
17 National Instruments Corp., Austin, TX, USA (www.ni.com)
18 Multisystem Extension Interface
19 WIENER Plein & Baus GmbH, Burscheid, Germany (www.wiener-d.com)
20 Peripheral Component Interconnect
21 (www-atlas.lbl.gov/pixel/FE-B/files/www/pixeldaq)
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module and gluing a new flex-MCC to it is much higher and has not been tested.
Therefore the flex-MCC and the bare module have to be qualified to guarantee that
only properly working components are used in this assembly step. X-ray images are
done for all bare modules at IZM and INFN Genova to detect merged and disconnect-
ed bumps. A visual inspection has to be done after shipment to ensure that the bare
module has not been damaged during transport. The so-called bare module probing
ensures the operativeness of the bare module before it is glued to the flex-MCC. The
bare module probing setup and the bare module probing test steps are described in
section 5.2.
The qualified bare module is placed on an Al vacuum chuck and the flexholder of the
qualified flex-MCC is screwed to an Al frame. The knock-out section of the flexhold-
er is removed and the backside of the flex-MCC is visually inspected to ensure it has
not been damaged during its assembly steps. Two alignment pins in the bare module
chuck and two corresponding alignment holes in the flexholder frame allow to place
the  flex-MCC over  the  bare  module.  The  distance  can  be  adjusted  by three  grub
screws. The bare module is aligned by four alignment marks on the sensor and four
corresponding alignment holes in the flex. At least three of the alignments marks have
to be visible to allow a precise position measurement of the sensor after the module
has been glued to the stave. The bare module is fixed on the Al chuck by switching on
the vacuum. The flexholder is removed again with its frame from the bare module
chuck. Two 3 mm width and 10 µm thick AR22 ARclad 8026 adhesive tape stripes
are placed on an other vacuum chuck and their top cover foil is removed. The flex-
MCC is put on the tape chuck and pressed on the glue strips. Now the adhesive film is
attached to the backside of the flex-MCC underneath the FE wire bond pads. They en-
sure that the bond pads are not vibrating during the wire bonding, what would make
the wire bonding more difficult or impossible, and that the flex is glued as flat as pos-
sible to the bare module.
After removing the bottom cover layer of the glue stripes Dow Corning Prime Coat
1204 RTV is applied to the backside of the flex-MCC underneath the HV hole, the
pigtail  wire bond pads the MCC and the NTC. Dow Corning 3140 RTV MIL-A-
46146 glue dots are placed on the backside of the flex-MCC: six dots around the HV
hole, two dots underneath the pigtail HV extension wire bond pads, 13 dots in two
rows underneath the pigtail wire bond pads, five dots underneath the MCC and one
dot underneath the NTC. The HV hole and pigtail wire bond pad glue dots stabilize
this module regions for wire bonding whereas the MCC and NTC glue dots guarantee
a good thermal contact of these components to the bare module, cooled in operation.
The flex-MCC frame is put to the bare module chuck and is carefully lowered with
the grub screws. A special Al bridge is used to press the adhesive film stripes and
each region with glue dots with about 20 g to the bare module. The bridge is used to
have access to the FE 1 and 2 by lifting the pigtail, as well. Dow Corning 3145 glue
dots are placed between the inter FE gaps of the bare module and the flex and between
the FEs at the sensor corners and the flex to increase the module stability. The curing
of all glues takes 24 hours at room temperature. 
The wire bonds between the flex and the FE and between the sensor and the flex are
done by GMA. Pull tests are done for these bonds at GMA, as well. A visual inspec-
22 Adhesive Research Inc., Glen Rock, PA, USA (www.adhesivesresearch.com)
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tion of the assembled module is necessary after receiving the assembled modules from
GMA to detect wire bond errors, shipment damages and not removed test wire bonds.
The test steps after the module assembly are described in section 5.3.
If a module passed all initial operativeness tests, all wire bonds are potted with UV
curing Dymax23 -E -v3.4 at their feet and Dow Corning SE4445 two component glue
dots are placed between the middle of FE wire bonds and the flex edge. The potting
prevents wire bond damages by handling or by resonances of the wire bonds in the
ATLAS CS magnetic field.
5.2 Bare module probing
All FEs of a bare module have to be tested separately and one after another since 48
temporary electrical contacts have to be established by probe needles for each FE. To
allow a automatic probing of up to 8 bare module FEs a probe station has been devel-
oped. The basic demands for this self-made probe station have been a clean environ-
ment and a high tolerance against vibrations. The cleanliness is necessary to allow re-
23 Dymax Corp., Torrington, CT, USA (www.dymax.com)
Figure 5-3 Photographic view of the Dortmund module test setup with its basic components
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working of FEs and to avoid a soiling of the probe needles and the bare module by
dust. A soiling could lead to a bad electrical contact between the needles and the FE
pads and a more difficult hybridization of the bare module with the flex. Any kind of
vibration during the probe needles have contact to the FE pads would scratch these
pads and would make a proper wire bonding more difficult.
Hence the probe station is located in a self-made laminar flow box,  which uses a
AAF24 FFU AC 612 filter fan unit to produce a laminar air stream in downward direc-
tion. To avoid the transmission of vibrations from the filter ventilator of the laminar
flow box to the probe station, the table on which the probe station is located does not
have mechanical contact to the walls of the laminar flow box. Vibrations, caused by
the  step  motors  of  the  probe  stations,  vibrations  of  the  floor  and  the  laminar  air
stream, are dumped by rubber feet of the table in combination with the high mass of
the probe station, of about 50 kg. The resonance frequency can be lowered by raising
the weight placed on the table. A standard consumer roller blind allows to darken the
flow box to measure current-voltage (IV-) curves without photo current.
The bare module part of the Dortmund setup is shown in the upper right corner of Fig-
ure 5-2. Three screw driven slides, with attached Tandon KP4M2-203 step motors, are
used to move a Al chuck in the x-, y- and z-direction. The so-called step motor control
card, a Conrad25 SMC800, is used to control the movements of the probe station. It is
connected to the parallel port of the DAQ-PC and is supplied by a Gossen Konstanter
44T 40 R S with +12 V. The Al chuck is similar to the chuck used to fix the bare
module during the flex-MCC gluing, but can be rotated with a micrometer screw per-
pendicular to bare module surface. The bare module is fixed on this chuck by vacuum.
A so-called chip probecard, developed by Universität Bonn, is hold by a fixture at-
tached to the probe station feet. It contains a needle card with 48 needles in a row with
150 µm pitch. At both ends of the needle row two additional golden contact needles
can be used to detect, if the probe needles are touching a surface. They have electrical
contact if no pressure is applied to them and the contact opens if pressure is applied to
one of them. To allow a homogeneous and simultaneous contacting of the needles the
chip probe card can be tilted by a micrometer screw.
To avoid damages of the probe needles or the bare module a security circuit has been
developed and is shown in Figure 5-4. 
Two LED26s indicate if the golden contact needles touch a surface (LED off) or not
(LED on). They are used to adjust the chip probe card tilt until both LEDs concurrent-
ly turn out. Two 200 Ω resistors are limiting the LED currents to 25 mA. A TI27 7437
NAND28 component creates a logical one if one of its inputs shows a logical zero. 1
kΩ pull down resistors are used to hold the inputs in the logical zero state if no electri-
cal contact between the two contact needles exist. The output of the NAND is con-
nected to a TI ULN2003AN driver. The driver output is connected to a relay, which
closes the emergency stop contacts of the step motor control card. Emergency stop
switches, connected in parallel to the relay, can be used to stop the movement of the
probe station immediately. The control software blocks two of the stages and limits
24 American Air Filter International B.V., Amsterdam, Netherlands (www.aafintl.com)
25 Conrad electronic GmbH, Hirschau, Germany (www.conrad.de)
26 Light Emitting Diode 
27 Texas Instruments Incorp., Dallas, TX, USA (www.ti.com)
28 Not And
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the third one as described in section. 5.4.
The chip probe card [MAT03] is connected to one of the Robinson connector inputs
of the TPCC and feeds through signals between these setup components. It can per-
form analogue  measurements  with  a  Linear  Technology29 1417 14-bit  ADC.  This
ADC can digitize voltages between 0 V and 4.095 V with 0.25 mV resolution. VDD,
VDDA, VCAL, analogue and digital linear regulator voltages are multiplexed to the
ADC to measure their voltage value. The ADC is directly used to check the analogue
and digital over-voltage protection and the shunt regulator of the FE. Current mea-
surements in the mA range are done by measuring the voltage drop over a resistor.
The supply line currents IDD, IDDA and the regulator inputs and outputs are mea-
sured with this method. To measure currents in the µA and nA range, e.g. leakage and
FE injection capacitor currents,  a current mirror with OP-Amp30 current to voltage
converters is used. The output voltage of the OP-Amps is digitized by the ADC. The
readout is realized with a VME interface card in the WIENER VME crate.
An Olympus31 SZ 60 stereo microscope is mounted above the bare module chuck to
contact FEs manually and to check automatically contacted FEs. After the row of 48
needles is placed on one of the FEs, an additional probe needle is placed on the HV
pad of the sensor. The negative output of the ISEG source meter is connected to this
probe needle, whereas the positive output is connected to a FE AGND wire bond pad
through the chip probe card. A photograph of the bare module probing setup is shown
in Figure 5-5.
Several bare module probing tests are done to guarantee the flip chipping quality and
the operativeness of the bare module [AND04]. An IV curve measurement from 0 V
to 600 V at 10 V steps is performed to detect sensor damages after flip chipping and
dicing. This test is called IV Scan. A settling time of 10 s is waited after each voltage
29 Linear Technology Corp., Milpitas, CA, USA (www.linear.com)
30 OPerational Amplifier
31 Olympus Corp., Tokyo, Japan (www.olympus.com)
Figure 5-4 Security circuit to protect the bare module and the probe needles from damage
64 Chapter 5 - Module assembly and testing
step and the measurement program waits until two consecutive current measurements
differ by less than 1 %. Five voltage and current values are measured and their mean
value is recorded. The current limit of the ISEG HV supply is set to 200 µA to avoid
damages of the sensor. Changes in the IV characteristic of a sensor can indicate bulk
or surface damages, e.g. micro cracks from dicing or scratches from handling [WE-
B04], but compared to a sensor IV curve measured before dicing and flip chipping the
leakage current of a bare module is usually higher. Nevertheless a bare module is ac-
cepted for further assembly steps if the leakage current is in the 10 µA range at 150 V,
if the leakage current is monotonous and if no avalanche breakdown occurs below 400
V. 
To detect FEs that have been damaged during flip chipping or assembly steps before
and have an anomalous current consumption, the currents drawn by VDD and VDDA
are measured with the chip probe card ADC. This power consumption test is done af-
ter VDD and VDDA are powered up and should result in currents of about 10 mA for
VDD and 6 mA for VDDA. After the FE is configured with default DAC values by
performing a FE Global Register test both currents are measured again and should be
a factor 5-6 higher than the not configured FE currents. Even FE chips that pass all
Figure 5-5 Photographic view of the Dortmund bare module probing setup
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later  operativeness tests  but  have  an increased power consumption  have to  be  re-
worked because they would risk the proper cooling of the entire module.
The FE Global Register test is part of the so-called digital test of the modules. It sends
29 command bits, the ClockGlobal command, to the FE DI line during LD is set to
logical zero followed by 231 data bits during LD is set to logical one. The desired data
values are shifted into the Global Shift Register. The 29-bit WriteGlobal command is
send to DI and LD is set to logical one for one clock cycle to indicate that no data bits
are following this command. It transfers the contents of the Global Shift Register into
the Global Register latches. A ClockGlobal command followed by 231 zero bits flush-
es the Global Shift Register to make this test more reliable. A ReadGlobal command
with no data bits transfers the contents of the Global Register latches back into the
Global Shift Register. A third ClockGlobal command without data bits is used to send
the contents of the Global Shift Register throughout the FE DO line. These bits are
compared against the bits originally send to the FE. A single bit failure means the chip
cannot be used since the proper configuration of the FE is affected.
The second part of the digital test, the so-called Pixel Register test, checks the 14 con-
figuration bits of each FE pixel. A ClockGlobal command shifts the following 231
data bits into the Global Shift Register and a WriteGlobal command transfers them to
the Global Register. Nine of these bits are used to activate the nine 320-bit column
pair segments of the Pixel Shift Register. A ClockPixel command followed by 9×320
data bits is issued. It shifts the desired bits into the Pixel Shift Register segments. The
Load command transfers the Pixel Shift Register content into one of the 14 latches in
each pixel. To flush the Pixel Shift Register a ClockPixel command with 231 zero bits
is issued. A ReadPixel command without data bits transfers the latch data back into
the Pixel Shift Register and a third ClockPixel command is used to transfer the Pixel
Shift Register data off the chip. The readout is compared to the originally send values.
This test is repeated for all 14 configuration latches of a FE pixel. A single bit failure
in one of the 14 readouts indicates a non working Pixel Register latch in the corre-
sponding pixel  whereas a single bit  failure in all  14 readouts indicates a damaged
MUX cell in the corresponding column pair Pixel Shift Register segment. Both result
in a single unusable pixel, whereas 320 successive bit failures are indicating a non
proper working Pixel Shift Register, resulting in 320 unusable pixels.
The so-called digital injection is the last part of the digital test. 100 pulses are injected
into each pixel at the discriminator output. They simulate the output signal of the dis-
criminator when a preamplifier pulse triggers the discriminator. This test is used to
test the entire readout chain of a FE and to detect defective pixel channels. No hit
losses are expected for this test. Therefore each missing or additional hit in one of the
pixels indicates a readout problem of the corresponding pixel.
To maximize the efficiency of the bare module threshold scan a so-called threshold
tuning is performed. It uses the autotuning block of the FE and selects for each Pixel a
TDAC value for which the counting rate at a fixed injected charge is 50 %. Due to
high noise rate of the pixels the autotuning stops at high threshold values without re-
ducing the threshold dispersion but increasing the threshold of too noisy pixels which
could affect the threshold scan. The output of this test step is a TDAC map. It should
have a TDAC distribution with a peak at 60-90 DAC counts and may have higher
TDAC values for ganged pixels to compensate their lower, untuned threshold.
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The threshold scans measure the threshold and noise of each pixel and test the opera-
tion of  the FE analogue injection  circuitry. An on-chip chopper,  connected to the
VCAL DAC, generates a voltage pulse Vpulse, which is injected into the injection ca-
pacitor Clo or Chi of each pixel. Hence the input of the preamplifier sees a signal equiv-
alent  to  a signal  generated by a charge Vpulse×Clo/hi.  100 digital  injections  are per-
formed for each pixel and each injected charge value between 0 e- and 9000 e- in ~ 45
e- steps.  The number  of  collected hits  for  each pixel  and each injected  charge is
recorded.
The schematic result of a threshold scan is shown in Figure 5-6. All injected charges
above the adjustable discriminator threshold should create a preamplifier output signal
which can pass the discriminator and results in a hit detection. But all injected charges
below this threshold should not be detected. In this ideal case a step function with an
immediate detection efficiency change from 0 % to 100 % at the threshold is expect-
ed. Because of the pixel noise, e.g. preamplifier noise, in the real case, some injected
charges below the threshold are detected and some injected charges above the thresh-
old are not detected. The error function, a convolution of the ideal step function with
the Gaussian pixel noise distribution, describes the discriminator output and is the in-








It is fitted, so-called S-curve fit, to the threshold scan result of each pixel. The 50 %
efficiency on the S-curve defines the threshold value of a pixel. The noise of a pixel is
inversely proportional to the steepness of the transition from no detected hits to full
efficiency and can be calculated by [STO00]:
Figure 5-6 Schematic result of a threshold scan for a single pixel, the ideal step
function and the real error function
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;
 : pixel noise
Q : injected charge
f error : error function normalized to 1
[5.2]
The threshold scan is used to measure the amount of unconnected bump bonds of a
bare module since it is performed without depleting the sensor. Thus all pixel pream-
plifiers are connected through the sensor, resulting in a very high capacitive loading of
the preamplifiers and high charge losses. Hence the noise of these proper bump bond-
ed FE pixels is extremely high, whereas the noise of disconnected FE pixel channels
is similar to the depleted sensor case. A FE should be reworked if more than 50 dis-
connected channels are detected.
After all eight FEs on one side of the bare module have been automatically tested the
bare module is turned around and the other eight bare module are measured. The out-
put data are loaded into the ROOT32 based Module Analysis Framework33 program.
This program is used to visualize and analyze data recorded with TurboDAQ, to apply
cuts and to generate automated test reports. The basic bare module probing results are
uploaded into a PDB34 to allow back tracking components and their damages and to
guarantee easy accessibility to configuration data. Thus each ATLAS component has a
unique serial number to identify it. The raw measurement data are stored in several
web servers at  the production institutes. They are easily accessible  and searchable
through the production raw database35. The test results of a bare module probing are
additionally summarized in a traveler sheet which accompanies the module through
all following production steps. After passing all bare modules probing tests the bare
module is ready to be hybridized with the flex-MCC.
5.3 Module testing, tuning and calibration
The testing of the assembled Pixel module can be divided in three subsections:
• initial electrical testing
• burn-in
• full electrical characterization
The initial electrical testing of a module checks the basic operativeness of a module
and detects assembly errors and component damages. It covers measurements neces-
sary to have complete room temperature comparison before and after module burn-in
and thermal cycling. 
A IV scan checks for sensor damages and HV shorts on the module. The IV curve of
the sensor is measured with the same parameters as performed on the bare module,
but the HV is connected to the sensor via the Type0 connector. To allow simultane-




34 Production Database (www.ge.infn.it/~atlas/pdb)
35 (atlas1.ge.infn.it/pixelprod)
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bles have been developed. They provide routing from the NTC on the module to a
TPCC channel and between the HV Type0 connector pins and the ISEG HV source
meter. Neither a significant worsening of the leakage current nor a change of the IV
curve characteristic is expected with respect to the bare module IV curve.
The room temperature subsection of the Dortmund setup is used in the same way as
for the flex-MCC test. Since the assembled module in operation produces up to 5 W
heat, it has to be properly cooled to stay at room temperature during all tests. Hence
the FE side of the perspex transportation covering is removed and a Al cooling chuck
is screwed to the Al frame, which is still attached to the flexholder. To obtain a good
thermal contact between the cooling chuck and the FEs of the bare module the chuck
surface is polished. The chuck with the attached module is placed on a water cooled
copper plate. A NL36 Flow Cool Primus 10 02-NEA chiller cools the water down to
about 10 °C and pumps it through the cooling plate.
To detect faulty FE chips with anomalous power consumption, caused by damages
during assembly or power line shorts due to wire bond contact, the power consump-
tion test is performed for the module. The sum of all FE VDD and VDDA currents is
measured after power-up and they should be in the range of 260 mA for VDD and 60
mA for VDDA. For each FE the increase of current after configuration is measured:
• to restore the power-up situation a reset signal is send to the module
• one FE is configured by performing a Global Register test on this FE
• the drawn currents are measured and the power-up currents are subtracted
• the procedure is repeated on the next FE
The operation of the MCC and its connectivity is checked with the MCC test. The
flex-MCC procedure is used. It should detect broken wire bond connections and poor
electrical performance of the MCC output lines. Modules that are not fully passing
this test have to be repaired, e.g. changing the MCC or repairing some wire bonds, or
considered as spare. The optimal TPLL XCKr phase is saved in the module configura-
tion file. 
The bare module digital test is repeated on the module to detect failure in the Global
Register or the Pixel Register that may affect the module configuration. The digital in-
jection is concurrently performed for all FEs with 10000 injected pulses for each pix-
el. It tests the entire readout chain from the pixel cell, through the EOC logic, EOC
buffers, Receiver and Event Builder and detects defective pixels. The test is repeated
with a 5 step mask, means 64 pixels of a column pair are injected and measured con-
currently, instead of the standard 32 step mask with 10 concurrently measured pixels
per column pair. Therefore the EOC buffers are completely filled during this scan and
are fully tested.
To set a uniform threshold along all  pixels of a module a threshold tuning is per-
formed. The tuning can either be done by the pixel internal autotuning block or by
performing threshold scans for 12 different TDAC values. In the first case a fixed
charge, corresponding to the desired threshold, is continuously injected into each pixel
and the pixel internal 5-bit counter checks for which TDAC value its count rate is
50 %. In the second case for 12 TDAC values from 9 to 119 in steps of 10 a threshold
scan is performed and for each pixel the threshold dependence on the TDAC value is
36 National Lab GmbH, Mölln, Germany (www.nationallab.de)
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fitted to these data. This relationship for each pixel is used to determine the TDAC
value which gives for that pixel the nearest possible to the target threshold. At the
wafer probing stage the relationship between the charge and the injected signal for
each FE has been measured. This includes offsets with respect to the external calibra-
tion signal. Thus the calibration constant file has to be loaded into TurboDAQ before
performing the threshold tuning and is used to correlate the measured values. The re-
ceived TDAC maps are saved to the module configuration file.
The TOT tuning tunes the TOT response of each pixel to a MIP in order to get a uni-
form response to the collected charge in a time acceptable for operation in ATLAS
and calibrates the relationship between the collected charge and the measured TOT
value. First a so-called FDAC initial scan is performed. It injects a fixed charge of
20000 e-, corresponding to the most probably energy loss in a 250 µm thick Si sensor,
into each pixel and measures the TOT response. The IF DAC value of each FE is ad-
justed in order to obtain an average TOT response of 30 clock cycles for each FE.
Since the preamplifier must return to the baseline within the LVL1 trigger latency of
about 120 clock cycles the chosen TOT value of 30 clock cycles for a MIP allows to
keep full efficiency for deposited charges up to 4 MIPs. A FDAC tuning scan is per-
formed to tune the TOT response at the pixel level to 30 clock cycles. The received
FDAC maps are saved to the module configuration file, too.
Since the changing of the preamplifier feedback current slightly affects the threshold,
it is necessary to perform the TDAC tuning again. The TOT calibration procedure in-
jects different charges, calculates the average TOT for each pixel and each charge and
fits the empirical function:
TOT=A B
CQ ;
TOT : observed TOT value
A ; B ;C : fit parameters [5.3]
to these data. This relation between the TOT value and the charge is used to translate
TOT to charges when collecting data with real particles, e.g. in testbeam (section 6.2).
Using the Clo injection capacitor allows a fine granularity measurement of the TOT-
charge relationship up to 1 MIP, whereas the Chi capacitor is used to cover the high
charge region.
Several threshold scans in different conditions are performed. The internal injection
threshold scan is a repetition of the threshold scan at the bare module stage, but with a
depleted sensor at -150 V and concurrently measured for all FEs. It is used to measure
the threshold and noise of each pixel. The external injection threshold scan uses cali-
bration pulses from an external switching circuitry on the TPLL. The advantage of this
injection mode is that it has no chip to chip variation of the injected charge due to the
variation of injection circuitry properties and is the same for all modules tested with
the same setup. It is important to have a comparison between both injection modes,
since only the internal mode will be available in ATLAS, and this comparison will al-
low to properly scale calibrations during ATLAS operation. A threshold scan with HV
off, means the sensor is not depleted, is performed to check for bumping defects. The
noise difference between the depleted sensor and the not depleted sensor case is com-
puted for each pixel. Hence disconnected bumps are indicated by low noise difference
values. This procedure is more efficient than the simple low noise indication proce-
dure at the bare module stage since the measurements are performed after the module
is properly tuned and the fraction of pixels with too high or too low threshold and
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noise is reduced. The last threshold scan is performed in antikill mode, means only the
injected pixels are active, whereas all other have their preamplifier input fixed to AG-
ND. It is used to detect merged bump connections. For merged pixels the injected one
is pulled to ground by the not injected one, resulting in missing hits for all merged
pixels. 
The crosstalk scan is similar to the threshold scan, but the charge is injected into one
pixel and only its neighbor along the column is selected for readout. Due to capacitive
and resistive coupling between the pixels, part of the injected charge can leak to a
neighbor pixel and is collected there. The crosstalk fraction is measured for each pix-
el. The capacitive coupling of long, ganged and inter-ganged pixels is higher with re-
spect to standard pixels. The capacitive coupling of standard pixels can increase by
too large bumps (almost shorted), by merged (shorted) bumps, by too small separation
between the sensor and the FE and by penetration of glue in the sensor-FE interstitial
region. Therefore their crosstalk fraction is higher, too. The typical crosstalk fraction
of a standard pixel is about 1-2 %, hence to obtain a charge above the threshold in the
adjacent pixel it is necessary to inject a charge of about 300 ke- into the original pixel.
This can be obtained by a VCAL scan with the Chi injection capacitor. The number of
collected hits in the neighbor pixel is recorded for each pixel and each VCAL value.
This crosstalk threshold scan is compared with the standard threshold scan to compute
the crosstalk fraction.
Some of the previously mentioned scans are repeated in different conditions to obtain
operational margins of the VDD voltage and the XCK frequency. Threshold scans
with only 100 hits per pixel are recorded for VDD from 1.6 V to 2.5 V in 0.03 V steps
for the following conditions:
Trigger delay: DTO line and bandwidth: CEU:
242 single link, DTO, 40 Mb/s 20 MHz
242 single link, DTO, 80 Mb/s 20 MHz
242 dual link, 80 Mb/s 20 MHz
235 dual link, 80 Mb/s 20 MHz
235 dual link, 80 Mb/s 40 MHz
The official VDD operational margin is calculated by the Module Analysis Frame-
work out of the first scan. To determine the XCK operational margin of a module the
TPLL frequency is set to tunable mode and changed to 50 MHz. A digital injection
scan is performed. If not all pixels are detecting exactly the number of injections the
scan fails and has to be repeated at 45 MHz.
The purpose of the noise suppression scans are to deactivate pixels which are not us-
able for a source scan. To take data with a radioactive source the module has to be op-
erated in self-triggering mode, triggering on the hitbus of the FE. Noisy pixels or pix-
els which keep the hitbus stuck can saturate or paralyze a source measurement. The
source scan part of the setup is used to expose the module to a 241Am source of 166.4
MBq activity. The source consists of four cylindrical single sources with 41.6 MBq
activity each,which are placed in a plastic tube to allow a homogeneous irradiation of
the module. The tube is placed in a shielding box with about 1 cm thick copper walls
to allow a save handling of the source. The module, screwed to its cooling chuck, is
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placed inside a about 5 cm thick lead shielding on a copper cooling plate similar to the
one used in the room temperature part of the setup. The bottom of the copper shield-
ing box is removed and the box is placed on the module. A source scan with 1000 hits
on the module is performed. All pixels with more than 10 counts are masked and the
procedure is repeated until all FEs show source hits without anomalously high count-
ing rates. The masks are saved in the module configuration file. If this procedure does
not succeed a stuck pixel search followed by a noise occupancy scan are performed.
The first scan measures the fraction of time for each pixel it keeps the hitbus busy and
masks all pixels with a fraction more than 10%. The second scan identifies pixels with
a noise rate greater than 104 Hz and masks them. The module configuration file is up-
dated to save the new masks.
To detect pixels not answering to ionization, because they are defective, incorrectly
tuned, disconnected or have merged bump bonds, the full source scan is performed.
The module is exposed from the flex side until the expected hits for the worst pixel is
at least 20 counts. Since the passive components on the flex are covering the flex and
the sensor, they should be visible in the source scan data as regions with decreased
counting rate.
In order to provoke infant mortality of module components and wire bond damages
due to thermal cycling the second part of the assembled module testing, the burn-in is
performed in the burn-in subsection of the Dortmund setup. The module, with potted
FE wire bonds, is placed in a WEISS37 SB22 160 environmental chamber and is con-
nected with a Type0 cable to the MAC or flex readout card. Instead the MAC or the
flex readout card a so-called SuRF38 [MUE04] board can be used for burn-in (not
shown in Figure 5-2). It is directly connected to the TPCC and multiplexes the TPCC
channel and all necessary supplies for up to four modules. Therefore the burn-in can
be concurrently performed on up to 16 modules with one TPCC and 4 SuRF boards.
The SuRF board has ADCs to measure the sense voltages and module currents, fea-
tures voltage regulation with remote sensing and provides current limiting and tem-
perature interlock for IDD and IDDA. It is controlled via USB39 by the AMBuSh40
program, which issues commands to TurboDAQ for example to load module configu-
rations or to start a sequence of tests. The modules are operated 50 hours and ten tem-
perature cycles between +15 °C and -30 °C environmental chamber temperature are
performed during this time. Since the readout is multiplexed, by the SuRF board and
the TPCC, the measurement data of only one module can be recorded at a time, but all
modules are receiving clock and commands. A temperature cycle is started with low-
ering the chamber temperature to +15 °C and the low voltages (LV) and the HV are
switched on for all modules. All modules are configured and digital injection scans
with 160 Mb/s dual link bandwidth are sequentially performed on all modules. The
same scans are repeated with 80 Mb/s single link bandwidth. A threshold scan is se-
quentially performed, the HVs are switched off, the threshold scans are repeated and
the LVs are switched off. After two hours at -15 °C the chamber temperature is low-
ered to -30 °C. To avoid condensation on the modules, the environmental chamber is
flooded with dry nitrogen during the entire burn-in procedure. After one hour at -30 °
C the LVs are switched on again, the modules are configured and threshold scans are
37 Weiss Umwelttechnik GmbH, Reiskirchen-Lindenstruth, Germany (www.wut.com)
38 Supply and Readout/Fanout
39 Universal Serial Bus
40 ATLAS Module Burn-in Shell
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sequentially performed. The HVs are switched on again and the threshold scans are re-
peated. Digital injection scans with 160 Mb/s dual link and 80 Mb/s single link band-
width are performed. After three hours at -30 °C a cycle is finished and a new one is
started. During the burn-in all module NTC temperatures, LV sensed voltages, LV
currents, Bias voltages and currents, the chamber temperature and humidity are logged
and can be online monitored by the Burn-in Data Viewer program, which automatical-
ly alerts the operator if one of the operation parameter limits is reached.
After the burn-in the module is placed again on the cooling plate of the room tempera-
ture section and all initial electrical tests are repeated, but without performing a new
threshold tuning and TOT calibration. The results of the post burn-in tests are com-
pared to the pre burn-in results and all significant differences should trigger a inten-
sive visual inspection of the module, its wire bonds and maybe further electrical test-
ing.
If a module passed all post burn-in tests, the last part of the assembled module testing
is performed in the source scan section of the Dortmund setup. The full  electrical
characterization at the operation temperature of -10 °C covers the full module charac-
terization. The module sorting, the decision if and on which layer a module should be
used, is based on this measurements. An additional Peltier cooling module is placed
between the copper cooling plate and the module cooling chuck. To avoid condensa-
tion on the module the source scan box is flooded with cooled, dry nitrogen and the
inside humidity and temperature are monitored. All initial electrical tests, including
threshold tuning and TOT calibration are repeated at operation temperature.
To measure the individual leakage current of each pixel, the so-called monleak scan is
performed. The monleak ADC circuitry digitizes the leakage current of each pixel
over a range from 0.125 nA to 128 nA. A 10-bit current mode DAC is used to drive a
current mode comparator, which compares the pixel leakage current with the current
provided by the DAC. Since the monleak circuitry is optimized for high leakage cur-
rent values of irradiated sensors the scan is almost insensible to the low current values
of unirradiated sensors. Therefore all significant monleak values indicate either a de-
fective pixel or a near local early breakdown region of the sensor.
As visible in the left part of Figure 4-10 the time between the pulse injection and the
leading edge of the discriminator output depends on the pulse height. High pulses
reach the threshold almost immediately, whereas pulses with a height near the thresh-
old have a delay between injection and reaching the threshold. For delays more than
about 20 ns a hit would be assigned to the wrong beam crossing during ATLAS opera-
tion, resulting in a higher effective threshold than the one defined by the threshold
scan. By measuring the relationship between the injected charge and the preamplifier
response time the TOT threshold for the single-crossing time slewing correction of the
FE TOT processor can be computed. A delay line in the MCC is used to adjust a delay
between the charge injection strobe signal and the LVL1 trigger signal which starts the
FE readout. By checking for which delay a known injected charge starts to be assigned
to a wrong beam crossing the preamplifier response time can be calculated as 25 ns
minus the delay time. This procedure is repeated for several charges with both injec-
tion capacitors and the charge-delay relationship is reconstructed.
Another possibility to measure this effective threshold, the so-called in-time threshold
with the value of the minimal charge that has a delay below 20 ns, is to perform a
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threshold scan with accepting only hits from one beam crossing. A T0 scan with an in-
jected charge of 100 ke- gives the MCC trigger delay which corresponds to the firing
time of the injected charge and the MCC delay is set to this value + 5 ns. A threshold
scan with only one LVL1 trigger, instead of the 16 standard ones, is performed. Hits
above the real pixel threshold but with a delay of more than 20 ns are not registered
anymore and the 50 % efficiency on the S-curve defines the in-time threshold value of
a pixel. The in-time threshold value obtained by this in-time threshold scan should be
about 1500 e- higher than the real threshold.
To  determine  the  VDDA operational  margins  the  threshold  scan  and  the  in-time
threshold scan are repeated for the low VDDA corner point of 1.5 V and the high cor-
ner point of 1.8 V. The module does not match the VDDA acceptance criteria if for a
fraction of more than 10 % of all pixels the S-curve fit fails in any of this scans.
The threshold range scan is used to measure the GDAC threshold tunability range.
Since every bit of the GDAC register should be tested and GDAC values below 5 re-
sult in too low thresholds, the checked GDAC values are 8, 9, 11, 15 and 24. There-
fore the threshold range scan is a two-dimensional scan with internal VCAL as inner
and the set of GDAC values as outer parameter.
To obtain a homogeneous source scan, without regions covered by passive SMD com-
ponents on the flex, the module is mounted on a special Al cooling chuck and is ex-
posed to the 241Am source from the FE side. The cooling chuck provides an acceptable
thermal contact to the FEs on one hand, but covers them only with 0.5 mm Al on the
other hand.
All assembled module measurements are analyzed with the Module Analysis Frame-
wark uploaded to the web server and an entry for the module is added to the produc-
tion raw database. The basic results are uploaded to the PDB and  summarized in a
traveler sheet which accompanies the module until it is mounted to a stave.
5.4 TurboDAQ and TurboDUCK
Since the Dortmund module test setup uses some components, which are not standard
ATLAS Pixel components, additional software development was necessary to support
these devices. To be able to automate the module tests and to avoid complicate com-
munication between TurboDAQ and new component support programs it was decided
to implement the specific Dortmund components directly into TurboDAQ. This adapt-
ed version is called TurboDUCK. It provides support for the bare module probe sta-
tion,  the  ISEG HV SHQ 222M HV supply, the WEISS SB22 160 environmental
chamber and the GPIB multiplexer.
The GUI41 of the bare module probe station is shown in Figure 5-7. In the upper left
corner it allows to  choose the  parallel port, to which the step motor control card is
connected. After initialization it  is possible to individually define the  speed of the
three stages and to define for each direction three different steps sizes, called small,
middle and large, in units of a single motor step. The colored buttons in the manual
41 Graphical User Interface
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control block in the upper right corner allows to move the bare module chuck with
these three step sizes. For security reasons each of the stages can be switched on and
of separately. By changing its color the moving indicator shows the currently moving
stage. A counter for each direction shows the coordinate of the corresponding stage
relative to its starting position and can be reset by the red button next to it. To move
the chuck to a given position the three coordinates can be entered in the fields below.
The chuck starts to move towards this coordinates after the GO button is pressed.
The order of movements is always: (-Z);X;Y;Z and is illustrated in Figure 5-8. First
the bare module chuck moves downward. It stops at the Z-coordinate, which is Z-lift
steps below the Zstart or Zend coordinate, depending on which of both is lower. Thus if
at the start position, at the end position or at both positions the probe needles have
contact to the bare module the Z-lift steps parameter determines the minimal distance
between the needles and the bare module during moving the X stage followed by
moving the Y stage. The chuck moves upwards till it reaches the end position. To ob-
tain a proper electrical contact between the bare module pads and the probe needles,
the chuck moves 2nd Z-lift steps down and back to the end position. Therefore the first
contact is just used to prick through a oxide layer, which has maybe developed on the
pads.
Figure 5-7 Bare module probe station GUI
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The lower part of the GUI can be used to save up to twelve probe station positions.
The first eight positions are reserved for FE positions and four positions can be, for
example, used to save positions close to the bare module edges or a position to change
the bare module. To perform an automated measurement of up to eight FE the first FE
is connected manually and its position is saved in the first save slot. The last FE posi-
tion, defined in the  Manual control block, is contacted manually and its position is
saved, as well. The CALC button calculates the position of the intermediate FE posi-
tions. By pressing the START button the bare module chuck successively moves to the
FE positions and the  measurement defined in the wafer probing GUI is started. The
output file name of the measurement is determined by the prefix and the name of the
save positions. These names can be entered manually or set automatically to default
values by switching the FE 0 – FE 7 / FE 8 – FE D button. 
If either the security circuit detects that the needles have contact or one of the emer-
gency stop switches is pressed the X and Y stages are blocked. Therefore the needles
can not scratch on the FE wire bond pads by wrong operation. The upward movement
of the Z stage is limited to Z-limit steps above the detection of contact. This guaran-
tees a constant  pressure of the needles on the FE pads and prevents damages of the
pads and the probe needles. This emergency stop can be deactivated by the ES button
in the upper left corner of the GUI, but it automatically activates itself again if no con-
tact and no emergency stop is detected.
The GUI of the ISEG SHQ 222M HV supply is shown in Figure 5-9. The serial port
of the ISEG can be selected in the upper left corner. The initialization activates the
communication with the ISEG and reads some device information like the maximal
voltage and current. Two identical channel blocks allow to set the parameters and read
the status of the corresponding ISEG channel. The  Update button reads all possible
status  information  of  the  channel,  e.g.  status  of  the  hardware switches and  errors
whereas the IV Update button only updates the voltage, current and status string val-
ues. The set voltage, ramp speed and current trip can be entered into the correspond-
ing fields and are transmitted to the device by pressing the Send button. If Autostart is
Figure 5-8 Movement of the probe station bare module chuck with the two Z-lift
parameters 
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activated the ISEG immediately starts to ramp towards the set voltage but no automat-
ic update of the GUI is performed. Else the ramping can be started with the GO + Up-
date button and the GUI is updated until the  set voltage is reached. Two indicators
show if the ISEG is ramping up or down.
The lower part of the GUI can save up to twelve different ISEG setting for both HV
channels. A START button in the lower block performs a measurement from the first
saved setting to the one defined by the Last pos. field.  The Channel selector can be
used to choose if the measurement should be recorded for channel 1, channel 2 or both
channels and the Record selector determines the type of measurement. If Scan is se-
lected a measurement, defined in the TurboDAQ scan GUI, is performed and if  IV-
value is selected the voltage, current and a temperature value is measured and written
to a table next to the GUI. These three values can be manually measured and added to
the table by pressing the Measure button in both channel blocks, as well. The correct
TPCC channel of the NTC can be assigned to the ISEG channels by the TPPC Chan-
nel fields. The output filenames are defined by the names of the different saved set-
tings. 
To measure IV curves or to repeat scans with constant voltage steps the upper right
corner block can be used. After each voltage step the system waits for an adjustable
time. The current is measured until two consecutive current readings differ by less
than the adjustable stability. The number of measurements for each voltage step can
Figure 5-9 ISEG SHQ 222M HV supply GUI in TurboDUCK
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be set by the  Means field. The calculated mean value of these voltage, current and
temperature measurements is written to the table next to the GUI and an output file.
Its filename is defined by the Name field in both channel blocks. If the measured cur-
rent reaches the corresponding  current trip the measurement of the IV curve or the
TurboDAQ scan is stopped. 
Figure 5-10 shows the GUI of the WEISS SB22 160 environmental chamber. The se-
rial port of the chamber is adjustable in the upper left corner. After initialization the
current temperature and relative humidity can be readout by pressing the Update but-
ton. The minimal temperature without condensation and the maximal absolute humid-
ity without condensation are shown in two meters above the Update button. If the Set
temperature or the Set rel. humi. values are changed their indicator changes its color
to red and the Send button, to transmit their values to the chamber, is activated. The
operation modes of the chamber can be set by switches in the upper right corner and
are immediately transmitted to the chamber. If the Wait till temp. reached switch is ac-
tivated the program waits until the set temperature is reached and the adjustable Wait
Time has elapsed. The lower block is used to save and name up to 16 chamber set-
tings. Eight indicators show the status of the operation switches for each saved setting.
To automate test steps, macros, so-called primitive lists, can be composed with Turbo-
DAQ out of predefined commands, so-called primitives. Several primitives have been
Figure 5-10 WEISS SB22 160 environmental chamber GUI
78 Chapter 5 - Module assembly and testing
defined and implemented in TurboDUCK to meet the automation requirements of the
Dortmund module test setup:
• IsegDoSet is used to set the voltage, ramp speed and wait time for one or both of
the ISEG channels.
• IsegDoLoadSave can be used to either save the current operation parameters of
both ISEG channels into one of the setting slots or to load the operation parameters
from one of the slots and start the voltage ramping.
• IsegDoIVCurve performs a IV curve measurement with the ISEG HV supply. The
Start voltage, the Voltage Step and the number of steps can be set for either one of
the channels or both of them. The Means, Wait and Stability parameters can be set,
too.
• ClimaDoSet sets the temperature, relative humidity and operation switches of the
WEISS environmental chamber. If wait on is selected the Wait Time between two
voltage steps can be adjusted.
• ClimaDoLoadSave either  saves  the  current  operation  parameters  of  the WEISS
chamber into one of the setting slots or loads the operation parameters from one of
the slots and transmits them to the environmental chamber. 
• TPCCInitReset allows to perform a TPLL+TPCC initialization, a TPCC reset or a
TPCC reinitialization.
• GPIBCommand can be used to send a GPIB command, terminated with a linefeed
character, to a defined GPIB address. This primitive is used to switch between the
GPIB multiplexer channels.
• EmailSend is used to send an email with a text file content. It is based on the free-
ware command line utility blat42 and is used to notify the operator when the primi-
tive list is finished or an error has occurred during primitive list execution. 
Since the testing of an assembled module takes up to 16 hours, more time than the as-
sembly of the module, all test procedures should be almost completely automated to
allow testing  for  example  over  night  without  necessary user  interventions.  Hence
primitive lists have been developed, which automatically perform a sequence of mea-
surement and adjust the needed setup and supply parameters. A single misconfigura-
tion of the setup or a testing parameter can make the measurements of several hours
worthless, thus checklists have been developed to ensure that none of the necessary
configuration steps which can not be automated and have to be performed by the oper-
ator is forgotten. The checklists are shown in Appendix A. Red marked test steps have
to be performed by the operator, light blue marked steps are automated and light blue
marked primitive lists perform the entire sequence of automated steps. Yellow marked
primitive lists perform only the single testing step, whereas dark blue marked ones
perform the entire sequence of automated steps starting with the step above it. Yellow
marked parameter fields indicate a parameter which has to be checked by the operator
in TurboDAQ, green ones have to be filled by the operator with a parameter value
provided by TurboDAQ and orange ones are automatically set by a primitive.
42 (www.interlog.com/~tcharron/blat.html)
Chapter 6
Testbeam setup and processing of runs
The described test methods can fully characterize a module and ensure its functionali-
ty but they have only a limited significance on the physics performance of modules.
Therefore it is necessary to take and to study data with real high energy particles. Test-
beam facilities can create experimental conditions, which are closer to a high energy
physiscs experiment than conditions in laboratory and permitting access to important
experimental parameters.
6.1 Testbeam setup
The ATLAS Pixel testbeam setup, shown in Figure 6-1 is located in the H8 beamline
of the SPS. H8 provides a 180 GeV/c pion beam to which up to 4 modules can be ex-
posed. The incident particle tracks have to be precisely measured by a reference sys-
tem to allow measurements of parameters like the efficiency, charge collection effi-
ciency or the spatial resolution of a DUT1. Two different beam telescopes, the mi-
crostrip based BAT2 and the Pixel detector based Genova telescope are used for this
task.  The  BAT [TRE02]  consists  of  four  detector  modules,  each  consisting of  an
Hamamatsu3 S6934 AC-coupled double sided silicon microstrip sensor and analog
and digital signal processing electronics. The sensor has integrated polysilicon bias re-
sistors and the n-strips are isolated by p+-stop implantations. It has a sensitive area of
3.2 × 3.2 cm² corresponding to 640 strips on each side with a nominal stereo angle of
90° and an implant and readout strip pitch of 50 µm. Two BAT modules are placed in
upstream direction of the Testbeam Box,  containing the DUTs, and two in down-
stream direction. The readout of the BAT modules is realized via digital BB4. When a
trigger is received by the BAT modules via the so-called timing bus, each BAT mod-
ule autonomously and independently acquires, digitizes, preprocesses and stores event
data in a module-internal memory. A BAT module alerts the DAQ-PC to readout the
entire memory content, if a certain amount of data is stored in its memory. To reduce
1 Device Under Test
2 Bonn ATLAS Telescope
3 Hamamatsu photonics K.K., Hamamatsu city, Japan (www.hpk.co.jp)
4 Blueboard Bus 
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the amount of data per event, hit detection, pedestal correction and zero suppression
are made by module-internal electronics. The analog signal to noise ratio achievable
by the telescope is up to 70:1 and data with event rates up to 7.6 kHz can be recorded.
The telescope resolution, for a straight line fit applied to the strip hits, is better than
5.5 µm at the DUT planes. 
The BAT, due to its limited event rate and the ambiguity problem for multiple track
events, cannot be operated for high beam intensity runs with about 2⋅108 particles per
spill, corresponding to about 5 kRad/h. Hence the second, so-called Genova or Pixel
telescope [ROS03] is used for these high intensity runs. It is placed between both up-
stream BAT modules and consists of 8 ATLAS Pixel single chips. A single chip is a
single FE bump bonded to a ATLAS Pixel sensor, similar to the standard Pixel sensor,
but with an active area of only about 7 × 8 mm². The single chips are attached to sin-
gle chip PCBs, which have a hole on the active area, contain a IBM LVDS buffer for
the XCK and provide routing to a 50-pin Robinson connector and the HV supply. All
single chip cards are connected to the Telescope Control Card. It contains a MCC for
event building of the eight single chips and can trigger on the hitbus of the single chip
FEs. A TPCC is used for readout, since the data output of the Telescope Control Card
is equal to one produced by a module with eight activated FEs.
A Si active target diode is placed in the middle of the Pixel telescope to select interac-
tions and the downstream single chips therefore can be used to detect particle “jets”.
This allows to study LHC-type events with multiple tracks, instead just single tracks,
in the DUTs. In order to maximize the telescope resolution with the rectangular pix-
els, every second single chip is rotated by 90°. Since the Pixel telescope geometry is
optimized for interactions its  resolution is  only about 26.8 µm at  the DUT planes
[LAR04]. The resolution can be improved to about 3 µm by changing the telescope
geometry, four single chips in upstream and four ones in downstream direction with
Figure 6-1 Schematic of the ATLAS Pixel Testbeam Setup in the H8 beamline
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respect to the Testbeam Box, and by tilting the single chip planes by 10-15° to maxi-
mize the resolution of each single chip by charge interpolation.
Different trigger conditions can be generated by the trigger system, which can use trig-
ger signals from the BAT, the active target diode, two scintillator fingers in upstream
direction of the first BAT module and one scintillator in downstream direction of the
last BAT module. 
A schematic view of the Testbeam Box is shown in Figure 6-2. It can be moved per-
pendicular to the beam direction to expose different module regions to the beam and
the copper module plates can be rotated to obtain different incident angles of the beam
on the modules. Data taken with high incident angles can be used to measure the de-
pletion depth of the sensor [TRO01], for example. The turning mechanics, which are
in thermal contact to the cooled Testbeam box, are covered by the so-called anti frost
box. To avoid condensation on the turning mechanics the anti frost box is flooded
with nitrogen. The movement of the Testbeam Box and the rotation of the module
copper plates are remote controlled to avoid unnecessary and time consuming access-
es to the beam interlock area. 
The modules are mounted with their flexholders above the beam holes in the module
copper plates. A carbon-carbon plate with Dow Corning 340 silicon heat compound is
used to achieve good thermal contact between the module FEs and the module copper
plate. A copper cooling tube is soldered around the beam hole to the module copper
Figure 6-2 Schematic of the Testbeam Box, its cooling and the DCS NTC positions
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plate. The glycol based cooling fluid is cooled by a Julabo5 FP50 chiller to about
-24 °C and pumped through the cooling tubes. Two sets of parallel connected module
plates are cooled in series. To prevent condensation inside the Testbeam Box or on the
DUTs the box is flooded with dry nitrogen and the air temperature and humidity are
monitored. In order to prevent heating of the modules by the nitrogen stream, it is
cooled to about -12 °C. The room temperature nitrogen is first passing trough a cool-
ing coil in the cooling fluid of a Lauda6 RC20 chiller. The second cooling step is done
by a heat exchanger, which is cooled by a Julabo F32 chiller and is placed in a PU7
foam isolation. The temperature of each module is monitored by the module NTC, a
DCS8 NTC attached to the carbon-carbon plate and two DCS NTCs attached to the
module copper plate next to the beam hole. The measured temperature margins during
operation for the different NTCs are show in Figure 6-2.  The module temperature
does not meet the ATLAS Pixel temperature requirement of nominal -10 °C, thus an
improvement of the cooling system is necessary for the next testbeam period. This too
high operating temperature especially increases the noise of the modules. 
A data flow and power supply schematic of the testbeam setup is shown in Figure 6-3.
Up to four modules are connected via Type0 cable to the PP0 replacement card. It
contains a PP0 FCB and provides routing of NTC lines, VDD, VDDA, HV, VCAL
and data lines for up to seven modules. A so-called PP29 regulator board with its con-
nector board PB 002 is used to generate VDD and VDDA for four modules. In AT-
LAS the 16-channel  PP2 regulator boards will  be placed outside of the innermost
myon chambers and will provide VDD and VDDA for up to eight modules. Since in
ATLAS about 13.5 m cable are necessary between the PP2 and the modules, remote
sensing is needed for VDD and VDDA to compensate the voltage drops on the power
cables and especially the high voltage drop on the Type0 cable. Hence all regulator
channels  can  be  individually  adjusted  and  support  remote  sensing.  Two  Agilent
A3631A and two Farnell10 FS 30-10 power supplies are used to provide with multi-
plicity two the 6.0 V regulator input voltages and the 5.0 V PP2 operation voltage of
the PP2 board. An 8-channel ISEG EHQ 8007n-F HV supply generates the bias volt-
ages for the four modules, the active target diode and the Pixel telescope.
Each module is connected trough the PP0 replacement board to its own TPCC to al-
low concurrently readout of all four modules. The VCAL outputs of the four TPCCs
are connected to the VCAL inputs of the corresponding module to allow the external
pulse injection into the modules, for example to perform external threshold scans. A
fifth TPCC is used to readout the Pixel telescope. Each TPCC is connected to a TPLL
in a single DAQ-VME crate in the control room. The VME crate additionally contains
the BB interface card for readout of the BAT and a commercial single board comput-
er, which manages the data  acquisition and transfers the data via LAN11 to the tree
DAQ PCs.
The DCS of ATLAS monitors and controls all relevant  environmental and detector
parameters. A preliminary DCS is used in the testbeam setup to monitor the module
5 Julabo Labortechnik GmbH, Seelbach, Germany (www.julabo.de)
6 Lauda Dr. R. Wobser GmbH & Co. KG, Lauda-Königshofen, Germany (www.lauda.de) 
7 Poly Urethane
8 Detector Control System
9 Patch Panel 2
10 Farnell InOne, Leeds, UK (www.farnell.com)
11 Local Area Network
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temperatures, air humidity, air temperature and HV values. Therefore the DCS NTCs,
the Testbeam Box air humidity sensor and air temperature NTC are connected to two
13-channel  DCS patch panels which provide routing to two ELMB12 boards. This
multi-purpose front-end unit has several digital input-output lines and a 16-bit ADC
multiplexed to 64 input channels. It is connected via CAN13-Bus and through the so-
called I-BOX14 to the DCS-PC for readout. The I-BOX is used in ATLAS to generate
a hardwired signal, which switches off a power supply channel, if the related module
temperature exceeds a given temperature. This system is used for backup if the normal
DCS system fails, since the warming up of irradiated modules can cause irreparable
damages to the sensor. In the testbeam setup only the ISEG HV supply is controlled
and monitored by the DCS via RS232. In ATLAS all supply voltages will be con-
12 Embedded Local Monitor Box
13 Controller Area Network
14 Interlock-Box
Figure 6-3 Power supply and data flow of the ATLAS Pixel testbeam setup
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trolled and monitored and the temperature of all support components will be moni-
tored by the DCS. 
A photographic view of the testbeam setup 2003 with its basic components is shown
in Figure 6-4. The five TPCCs and the Telescope Control card are placed under the
Testbeam Box and are not visible in this picture.
Figure 6-4 Photograph of the ATLAS Testbeam setup 2003 with its basic components
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6.2 h8-run script package
 
The program h815 has been developed for the analysis of Pixel raw test beam data by
the ATLAS Pixel detector collaboration. It provides the necessary algorithms and rou-
tines to produce ntuples, that can be analyzed with physical analysis program pack-
ages like PAW16 or ROOT, from raw data recorded by the DAQ system. Since the in-
vestigation of space resolved charge collection in pixels needs large statistics, a tool
has been developed to apply the h8 program on a huge number of Pixel test beam
runs. This h8-run shell script package manages the provision off all needed data, the
execution of h8 commands, the calculation of inputs to h8, the production of control
plots and the logbook as well as the following backup storage and transfer to the anal-
ysis workstation of the received ntuple files.
To avoid the transfer of the large raw data files from the CASTOR17 tape service to a
local workstation and to use the large calculation capacity available at CERN, it was
decided to process the raw data directly from their original castor storage at CERN by
running batch jobs on the LSF batch cluster18, using the home directory disk space
(AFS19 mounted) of the LXPLUS20 cluster and saving the received ntuples again to
CASTOR. The ntuples, control plots and the logbook are afterwards transfered to a lo-
cal workstation for further analysis. This procedure, shown in Figure 6-5, reduces the
15 (troncon.home.cern.ch/troncon/testbeamhome.html)
16 Physics Analysis Workstation (paw.web.cern.ch/paw)
17 CERN Advanced STORage manager (castor.web.cern.ch/castor)
18 (batch.web.cern.ch/batch)
19 Andrew File System (www.ibm.com)
20 Public Login User Service cluster (plus.web.cern.ch/plus)
Figure 6-5 Command and data flow of the h8-run scripts between the LXPLUS cluster, the LSF
batch cluster, the CASTOR tape service and the local workstation
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necessary data transfer volume and the disk space on the local analysis workstation to
a third and halves the production time of a run.
Since the disk space is limited on all of these clusters, the sequence and the control of
data flow and data deletion is important to avoid the breaking of these scripts.
Several steps are required to produce ntuples of a run with h8:
• declaration of the run to the database, containing information about the type and
position of the DUT in the setup, its orientation and rotation angle, as well as the
status of the magnetic field and the used DAQ system
• identification of noisy and dead strips and pixels that should not be used in the
analysis because they make the following extrapolation more difficult
• calibration of η distribution used for analog interpolation between strips
• alignment of the strip planes and the DUTs
• production of the ntuple
The h8-run scripts are controlled by a so-called list-of-run file. This file contains the
run number, all database information listed above, the position and name of the mask
and TOT calibration file and the number of events for each run that should be pro-
duced with h8. The user intervention is reduced to the creation of this list-of-run file.
Module hot pixel masks obtained from TurboDAQ can be converted to the h8 format
by executing the h8-convertmodulemask script, also part of the h8-run package.
The raw data are stored on tapes of the CASTOR service and have to be copied to
stage disks to be accessible. To avoid waiting for this “staging” before each run, the
h8-run-castor-fetch script starts copying all raw data of all runs in the list-of-run file
simultaneously. By running the h8-run-batch-castor script the job is submitted to the
LSF batch cluster, where the h8-run-castor script is executed. All executed commands
on the LSF batch cluster and their output are logged, for diagnostic purpose, in a log-
book file.
The h8-run-castor script inserts a new record for the run into the run database and
starts the hot strip search. A threshold for masking a strip is its presence in more than
5% of the overall amount of events or its occupancy is 4 times higher than the average
occupancy  of  its  neighbors.  Control  plots  are  produced  by  PAW  and  saved  to
postscript files. The hitmap of an example strip plane is visible in Figure 6-6, where
the strip 384 has been masked. The accumulation of hits between the strip 373 and
strip 523 is caused by the use of the trigger diode. The orientation of the DUT can be
checked by looking for a correlation between the hit position on one of the microstrip
planes and the row and column hit position on the DUT as shown in Figure 6-7. Verti-
cal gaps without hits, one in the left and seven in right plot, are caused by the masked
interchip regions (all long, ganged and long+ganged pixels) in this run and the accu-
mulation of hits in the visible horizontal lines in both plots is caused by the used trig-
ger diode.
The hot strip search additionally provides a file with pixels that have an occupancy
>1%. The pixels with the highest occupancy are added to the hot pixel mask file from
TurboDAQ and this mask is used as an initial mask for the hot pixel search. The hot
pixel search algorithm of h8 determines the most probable value of the level 1 trigger
distribution LVL10 and selects events with a LVL1 far from the most probable value:
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∣LVL1−LVL10∣7 [6.1]
If a pixel shows more than three times such an off-time hit it is masked and added to
the initial hot pixel mask.
The mask file additionally contains a set of thresholds used in the cluster search pro-
cedure. The minimal pulse height in ADC counts to start a cluster THstartcluster is calcu-
lated from the most probable ADC value of the maximal pulse height distribution PH-
probable, obtained by a landau fit, and the mean value of the second maximal pulse height







Both distributions and their fits are shown in Figure 6-8. 
The minimal value of total pulse height of a strip cluster in order to be accepted for
the later analysis is set to the start value of a landau fit of the total pulse height distri-
bution shown in Figure 6-9. 
Figure 6-7 Control plots of the h8-run-castor script to check the orientation of the DUT by checking
for hit position correlation between the strip plane 1 and the DUT rows and columns
Figure 6-6 Hitmap of strip plane 2 y with strip masked by hot strip search
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where PH1 and PH2  are the two highest pulse heights of an event. By integrating this
charge distribution the non linear relationship between η and the cluster position can
be obtained, both shown in Figure 6-10, which is used for an analog interpolation be-
tween the strips.
The alignment procedure of the h8 software [AND03] applies a straight line fit to the
strip hits and calculates the residuals between the hits and the fitted track. By an ana-
lytic alignment algorithm the residuals and their dependence on the strip plane posi-
tion and angle are minimized. The h8-run control plot with the residual distribution
Figure 6-9 Total pulse height distribution of one of the microstrip planes used to set the
minimal total pulse height threshold for a cluster
Figure 6-8 Maximal and next maximal pulse height distribution of the strip plane 1 y are used to
calculate the cluster start threshold
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between the strip hit on one of the microstrip planes and the fitted track is shown in
Figure 6-11. If the alignment succeeded it should have an average compatible with 0,
indicating the  absence of  systematic  errors,  and a  r.m.s.  between 6.3 and 4.2 µm
[TRE02], determined by the intrinsic resolution of the strip planes, multiple scattering
and the used alignment algorithm.
Further control plots, shown in Figure 6-12, are the projected residual distributions be-
tween the pixel cluster and the extrapolated track along the short and long pixel direc-
tion. For the same reason as above they should be centered around 0. The expected
r.m.s. for the short pixel direction, for the noiseless and single hit case, is the standard
deviation of a rectangular distribution with the width of the short direction pixel pitch:
= 1p∫ p2−x2 dx= p12=50 µm12 =14.4 µm ; p : short direction pitch [6.4]
The projection of the residues along the long pixel direction should be uniform distri-
bution between ± 200 µm and a r.m.s. of about 115.5 µm.
Figure 6-10 Distribution of the η variable and its normalized integration used for analogue
interpolation between strips
Figure 6-11 Residual distribution between the strip hits and the fitted track on one of the strip planes
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The result hitmap of the DUT (Figure 6-13) clearly shows the part of the beam profile,
which is overlapped with the trigger diode. Some hot pixels are still visible but their
relative small amount does not affect the alignment algorithm. The hits of these hot
pixels can be easily filtered in the analysis by only accepting hits with a position equal
to the extrapolated position provided by one of the beam telescopes. 
After the creation of the ntuple with full event information all data of the run are mi-
grated to CASTOR, deleted on LXPLUS and the production of the next run from the
list-of-run file starts.  By executing the h8-run-castor-ssh script  afterwards,  all  pro-
cessed runs from the list-of-run file are  compressed together with their logbook and
control plots and send to the local workstation at the home institute.
 
Figure 6-12 Distribution of residuals between the position determined from the DUT data and the
extrapolation of the tracks fit from strip data to the DUT plane
Figure 6-13 Hitmap of the DUT, showing the part of the beam profile which is
overlapped with the trigger diode
Chapter 7
Results and analysis
The results and the analysis of data taken with the Dortmund bare module probing set-
up, the room temperature scan setup, the source scan setup and the burn-in setup as
well as the analysis of testbeam data in regard to space resolved charge collection are
presented in this chapter.  
7.1 Module cooling
The proper cooling of modules to room temperature and to ATLAS operation temper-
ature of -10 °C is necessary to avoid damages of modules and to allow tuning and cal-
ibrating the module under realistic operation conditions. Therefore the properties of
the different test setup cooling systems have been investigated, regarding temperature
stability and homogeneity.
An IR thermography image, shown in Figure 7-1, has been recorded with an Infratec1
VARIOSCAN hr compact camera. It shows a module, attached to its flexholder and
mounted on the room temperature cooling chuck. The FEs had direct contact to the
polished chuck surface. The module has been powered with nominal values for VDD
and VDDA and a threshold scan has been performed. Since many materials on this
image have high IR reflectivity, several reflections are visible, like on the ground con-
tact pad on the flexholder or on the bottom left corner of the Al cooling chuck. Never-
theless the measured temperatures on the flex are still usable and are in good accor-
dance with the temperature measured by the module NTC of 19.8 °C. The working
MCC temperature is about 6 °C above the mean flex temperature and is the cause for
the existing temperature gradient from the FE0 side towards the FE7 side of the flex.
The temperature curves of five modules during an IV curve measurement have been
recorded and are shown in Figure 7-2. The modules have not been powered, thus the
average module temperatures are only 1.5-2 °C above the coolant temperature of 10 °
C. The temperature curves are synchronized at one of their maxima and the end of the
cool down phase is visible for four modules. Due to the control of the chiller the mod-
ule temperatures are oscillating with a period of about 420 s and a point-to-point am-
1 Infratec GmbH, Dresden, Germany (www.infratec.de)
92 Chapter 7 - Results and analysis
Figure 7-1 Thermoimage of a Pixel module (FE-I1, 510030), attached to its flexholder and mounted
on the room temperature cooling chuck. The module is powered, receives clock, the sensor is fully
depleted with 150 V and a threshold scan is performed.
Figure 7-2 Temperature curves of five modules (FE-I1) on the room temperature cooling chuck
during IV curve measurement and the time and temperature distributions between their extrema
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plitude of about 0.75 °C. The distribution of the point-to-point amplitude between two
neighbored extrema and the distribution of the time between two equal extrema are
shown in both histograms. This cooling configuration is suitable for room temperature
scans, since this small oscillation does not affect the quality of the performed scans
and the temperature is logged for correction purpose of IV curves. If necessary, the pe-
riod of  the oscillation can be increased by improving the isolation of  the cooling
chuck, the module and the cooling tubes.  
The temperature curves of a module during IV curve measurement and for different
environmental chamber set temperatures are shown in Figure 7-3. The module has
been first cooled down to -25 °C and the temperature has been increased by 5 °C after
each IV curve measurement. The temperature logging and the IV curve measurement
have been started 10 minutes after the chamber air temperature reached the set tem-
perature. Hence the temperature of the -25 °C curve is still decreasing in the first 15
minutes after the IV curve measurement started and is increasing for the other curves.
Measurements performed in the environmental chamber, for example burn-in mea-
surements, should be therefore started at least 30 minutes after the chamber air tem-
perature  reached  the  desired  temperature.  Since  the  module  NTC  temperature  is
logged during measurements, the about 1 °C offset of the module temperature com-
pared with the chamber air temperature and the slightly increasing of the module tem-
perature do not affect the quality of measurements.            
The NTC temperatures of two modules and the air temperature of the environmental
chamber during one of the ten burn-in temperature cycles is visible in Figure 7-27.
The modules have been in thermal contact with the same cooling chuck used for the
room temperature scans. For both chamber temperature settings, +15 °C and -30 °C,
the measured module NTC temperatures are about 10 °C above the environmental
chamber air temperature during the modules are configured and scans are performed.
Since VDD and VDDA are switched on for the module 510807 together with the sup-
ply voltages for the module 510921 at 13:55 h and 16:55 h and module 510807 is con-
Figure 7-3 Temperature curves of a module (FE-I1, 510030) in the environmental
chamber during IV curve measurement for different chamber temperatures
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figured only after the first scan for the other module is finished at 14:00 h and 16:10 h,
the measured NTC temperatures of module 510807 are only about 5 °C above the air
temperatures between these times. The temperature decreasing of module 510921 af-
ter 14:48 h to the air temperature is caused by switching of the supply voltages for this
module by the SuRF board temperature interlock circuitry. The module temperature
are  monitored by this circuitry during burn-in and the supply voltages of the corre-
sponding module are switched off, if the measured NTC temperature exceeds 37 °C.
The logged temperatures for this module are more than 10 °C below this value, but
since the temperature integration time of the SuRF board is very short (7 ns) incorrect
temperature measurements with such big errors are possible. Therefore the measure-
ment integration time will be increased for the next version of the SuRF board to
avoid these unintended temperature interlocks. 
Nevertheless, by switching off the module supply voltages during the one hour cool-
ing period, the burn-in setup is able to cool the modules to the required operating tem-
perature of -10 °C and the cool down period can be shorten to 45 minutes if necessary.
Further improvement of the cooling and shorter cooling periods can be achieved by at-
taching cooling fins to the cooling chucks. To obtain a short warm up period the sup-
ply voltages stay on during the heating period. The digital injection scans, performed
after the warm up, does not need the full warm up of the module, thus they can be
started only 15 minutes after the start of the warm up period. To fasten the warm up
the mass of the cooling chucks could be reduced and the already mentioned cooling
fins could be attached to the chucks.
Figure 7-4 shows two temperature curves of FE-I2.1 modules during their final char-
acterization IV curve measurement. They have been recorded to investigate the cool-
ing capability and temperature stability of the used Peltier module and the source scan
box temperature isolation. Since this measurement is the first one of the final charac-
terization tests, the modules are still cooled down during the first quarter hour of the
test. The cooling of the modules has been started about 10 minutes before the start of
the IV curve measurement, thus at least half an hour should be waited between the
cooling start and this first measurement. Neither temperature control nor temperature
interlock has been used, but will be implemented with hard-wired circuits. The tem-
perature of -16 °C has been chosen for this measurement, because the module reaches
the desired final characterization temperature of -10 °C when the supply voltages are
switched on after the IV curve scan. The temperature of both modules is stable during
the second half of the measurement and is not affected by the 0.75 °C temperature os-
cillations, shown in Figure 7-2, of the water cooled copper plate underneath the Peltier
module. After the implementation of the temperature control the IV curve measure-
ment can be performed at the correct final characterization temperature, but the tem-
perature stability should be checked again and a calibration of the Peltier set tempera-
ture will be necessary, since the control circuit will use a temperature, measured with
a PT100, implemented in the Al plate of the Peltier module. This temperature can dif-
fer, caused by the big mass of the used  module cooling chuck and the about 5 W heat
loss of the module, up to 7 °C from the temperature measured by the module NTC.
The temperature interlock circuit  is  necessary to avoid damages of the module by
heating it by the Peltier module, if the cooling of the copper plate by the chiller fails.
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7.2 Bare module probing & flex-MCC tests
Eight FE-I1 IZM bare modules have been measured to ensure the operativeness of the
bare module probing setup and the automated probing.  The FEs of the eight FE-I1
ones have been thinned at GDSI to about 20 µm below the nominal value of 180 µm.
Therefore they are particularly suitable to check for bump bond errors due to bending
of the FEs during the flip chipping or before. If the additional thinning affects the
bump bonding yield, an increased number of missing bumps at the FE edges are ex-
pected, because the margins of the FE may be slightly bended away from the sensor
during flip chipping and cause disconnected bumps.
The Global Register and the Pixel Register tests are successful for all FEs of the eight
bare modules, hence no configuration problems are expected for modules assembled
with these bare modules. None of the FEs shows an anomalous power consumption
for VDD or VDDA, thus the proper cooling of the assembled modules on the stave is
not endangered.    
The summarized results of all performed digital and analogue scans on the eight FE-I1
bare modules can be seen in Figure 7-5. The color-map shows the position of all ob-
served defects projected to a single FE. The digital injection fails for an entire column
pair on one of the bare modules and one single pixel on another bare module loses
about 13 % of its injections. The first inefficiency may be caused by a damage during
the flip chipping in the EOC logic circuit of the column pair or by missing supply
voltages for this column pair, whereas the second inefficiency is caused by a damage
Figure 7-4 Temperature curves of two FE-I2.1 modules (510807 & 510921) during the IV
curve measurement in the cooled source scan setup
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in the pixel itself. The performed threshold scans without bias voltage show missing
bumps on all but one bare modules. No evidence for flip chipping errors due to FE
bending are observable for all but one bare module. All six missing bump bonds of
CIS 16 20 03 are at FE margin pixels, but this small amount is  not critical. Five of
these missing bumps are in the lower right corner of three different FEs and four of
these errors are placed at two equal pixels on two different FEs each. Therefore these
bump bonding errors may also be caused by some systematic errors during the UBM
process, bump deposition or FE alignment for these FEs. Nevertheless, even for 160
µm thick FEs the flip chipping was successful with an excellent yield. Therefore all,
but one, tested bare modules are  usable for the module production. After reworking
FE13 of bare module CIS 16 03 02 and performing the bare module probing for this
bare module again, it could be used for production, as well.   
Figure 7-6 shows the measured IV curves of eight FE-I1 bare modules. None of them
shows an early breakdown close to the operation voltage for unirradiated modules of
150 V and all but one pass the IV cut, defined for wafer sensor tiles. To pass this se-
lection criteria the leakage current needs to be below 2 µA at the operation voltage.
CIS 16 03 02 shows an increased leakage current, probably caused by micro cracks
from dicing, but it still can be used for module production. All bare modules pass the
operation voltage module IV cut, which is also used for bare modules. For this selec-
tion criteria the leakage current of an assembled module needs to be less than 10 µA
at 150 V. The second module IV cut requires, that no breakdown is observed below
400 V. Hence the bare module CIS 13 07 02 does not pass this cut. The limit of 400 V
for breakdowns of modules is probably to high, since not only the operation voltage
increases with increasing irradiation with charged hadrons, but also the breakdown
stability. For sensor CIS 13 07 02 a breakdown at about 400 V was already observed
Figure 7-5 Summarized result of the digital and analogue scans performed on eight FE-I1 bare
modules listed on the right side. The position of all errors on all FEs are projected into a single FE,
but can be allocated to the corresponding FE by the color. The histogram shows the distribution of
missing bump bonds for the eight bare modules.
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at the wafer level. The inconsistency between the sensor IV cut and the bare module
one allows this sensor tile to pass the sensor cut, but to fail the bare module one with-
out  significant  changes  of  its  IV characteristic.  Therefore  at  least  one  of the  cuts
should be modified to avoid either the not necessary flip chipping or the not necessary
sort out of this type of bare modules. 
The automated probing of one bare module requires roughly 2 hours measurement
time, taking into account the handling times. One operator intervention is necessary to
rotate the bare module and to align the probe needles with the corner FE wire bond
pads of the second bare module side, which cannot be automated with the existing set-
up.  
Five Version 5.1 flex-MCCs with Version 2.1 MCCs have been tested to ensure the
operativeness of the flex-MCC test procedure. For four flex-MCCs all FIFO, receiver,
register and event building test are successful for all VDD voltages between 1.6 and
2.5 V, thus they can be used for production. One flex-MCC shows a too low VDD and
no VDDA currents. Since the MCC is not connected to VDDA, a resistor was con-
nected to the VDDA pads of the flexholder card edge connector to allow testing the
VDDA wire bonds and power lines of the flex and the pigtail. When the Type0 cable
has been removed from this flex-MCC, the Type0 connector, soldered to the pigtail,
has fallen off. This not sufficient soldering of pigtail Type0 connectors was already
known before, but this pigtail passed all pigtail tests for opens and shorts. Therefore
an additional pull test should be done with all pigtails before they are glued to flexes.
It is possible to solder a Type0 connector back to the pigtail of an assembled module,
but it is risky for the pigtail, which cannot be changed on assembled modules. Two
flex-MCCs have been tested automatically in series, but with two additional MACs
and marginal changes of the flex-MCC test primitive list up to four flex-MCCs could
be tested automatically in series without operator intervention. This would require a
test time of about 45 minutes, including handling.
Figure 7-6 IV curves of eight FE-I1 bare modules. The sensor IV curve cut is shown: leakage current
below 2 µA at 150 V. The IV curve cut for modules is: leakage current less than 10 µA at 150 V.
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7.3 Initial electrical tests
The operativeness of the Dortmund module room temperature setup and the automat-
ed testing procedure have been tested with five FE-I1 and two FE-I2.1 modules. A
flex readout card has been used for the FE-I1 modules and MACs for the FE-I2.1
ones.
The threshold scans of untuned FE-I1 modules show a large number of missing and
extra hits above the pixel threshold for almost all pixels, if the entire module is read-
out concurrently and VDD and VDDA are remote sensed. If both voltages are not re-
mote sensed or only less than 14 FEs (or 126 column pairs) of a module are readout
concurrently only a little amount of pixels with low threshold show extra and missing
hits. If the overall readout amount of these noisy low threshold pixels is above a cer-
tain threshold, oscillations on the VDD and VDDA sense lines with a frequency of
about 10 kHz and an amplitude of about 100 mA can be observed. If remote sensing is
used the power supplies try to compensate these oscillations on the sense lines, gener-
ating additional noise for VDD and VDDA. This resonance makes a proper threshold
tuning of remote sensed module in concurrent mode almost impossible, since the S-
curve  fitting fails for pixels with a large amount of missing and extra hits. The thresh-
old tuning in FE by FE mode would solve this problem, but would be much more time
consuming. Therefore shielded twisted pair wires have been used to avoid induction
of external noise and crosstalk between the sense lines. To damp the oscillations de-
coupling capacitors have been used for both sense lines and made the threshold tuning
in concurrent mode with remote sensing possible.
The same  behavior can be observed for the FE-I2.1 modules. The influence of the
GPIB multiplexer  has  been  investigated,  but  now significant  improvement  of  the
amount of missing and extra hits can be observed if the GPIB multiplexer is not used.
As well,  no improvement  can be observed if  the module  voltages are  not  remote
sensed. This is probably caused by the VDD stabilization circuitry integrated in the
MAC, but not in the flex readout card. Figure 7-7 shows the results of 50 analogue in-
jections with 100 charge pulses above the pixel threshold for each pixel in a third of
FE0 and for three different configurations. For each configuration the upper part of the
color map shows the amount and distribution of injections with missing hits, of injec-
tions with correct number of detected hits in the middle part and of injections with ex-
tra hits in the lower part. The same behavior of untuned modules has been observed
with a different setup at another institute.
In the upper left configuration all FEs of the module have been configured and readout
concurrently. Almost all pixels are affected by the oscillations of VDD and VDDA
and show extra and missing hits. The distribution of injections with correct number of
hits is homogeneous, whereas missing hits are especially visible in columns 0-4 and
extra hits in the columns 5-17. Only 82.5 % of the injections are detected with the cor-
rect number of hits and 7.5 % or 10.0 % respectively are detected with missing or ex-
tra hits. The upper detected hit number distribution shows that more or less all hit
number values between 0 and 160 have been measured and most of them are close to
the correct value or to zero. The same result is obtained for different sets of 13 FEs or
different sets of 117 column pairs. Comparable values have been measured for the FE-
I1 setup after the mentioned changes. Thus a proper threshold tuning of the modules is
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possible in spite of the extra and missing hits problem. 
All FEs have been configured in the upper right configuration but only 13 of them
have been readout. Less than 1 % of the injections shows missing hits and only 1 ‰
extra hits. Only few separate pixels, which have a too low threshold before tuning, are
showing wrong hit number detection.  The wrong detected hit  numbers are located
around the correct value and at values of about 30, 60 and 85 hits. No injections with
zero detected hits are visible. After tuning, the threshold is high enough for all pixels
Figure 7-7 Missing and extra hits problem of untuned FEI2.1 modules with fully concurrent readout.
The three maps for each configuration show the amount and distribution of analogue injections with
missing hits, the correct number of hits and with extra hits for a third of FE0 of module 510921.
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and no missing or extra hits are visible anymore.
Figure 7-8 shows the result of the power consumption scan of an assembled FE-I2.1
module. The  no FEs configured currents are measured after a reset was send to the
module. IDD measures the sum of power consumptions of the MCC and all reseted
FEs for the digital voltage, whereas IDDA measures the sum of power consumption of
all reseted FEs for the analogue voltage. Thus an anomalous value of IDDA and IDD
for one FE would indicate that a FE is not reacting to the reset command. Anomalous
IDD values for all FEs, but normal IDDA values, would indicate an anomalous power
consumption of the MCC or only of the digital part of an unconfigured FE, whereas
anomalous values for both currents for all FEs would indicate an anomalous power
consumption of the digital and analogue part of an unconfigured FE. The XCK on one
chip currents for each FE are determined by configuring, i.e. setting the default DAC
values, the corresponding FE, measuring the IDD and IDDA currents with XCK on
this FE and subtracting the  no FEs configured currents. Anomalous current values
would indicate an anomalous power consumption of the DAC part of the correspond-
ing FE. The same measurement is  repeated with the FE stays configured but with
XCK switched off for the corresponding FE. Anomalous FE XCKon-XCKoff voltages,
close to zero,  may indicate that the corresponding FE is not receiving XCK. Since all
measured currents have normal values no indication for a damaging of a FE or the
MCC during assembly or shorts in the power lines are visible.  
The comparisons between the IV curves measured during the bare module probing
and the initial electrical tests for two FE-I2.1 modules are shown in Figure 7-9. The
bare module IV curves have been measured at about 20 °C whereas the initial electri-
cal test IV curves have been measured with a module temperature of about 10 °C.
Thus the measured bare module currents are higher than the currents of the assembled
modules. The characteristic of the IV curves did not change during the assembly of
Figure 7-8 Power consumption (digital and analogue current) measurement of FEs of a FE-I2.1
module (510921)
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the modules and the breakdowns above 450 V do not affect the operativeness of the
modules, because they occur far above the operation voltage of 150 V for an unirradi-
ated module. A temperature correction with the sensor volume current temperature
correction formula [KLA03]:
I 20° C=I  T NTT 0
2
e
 1TT 0− 1T N E1k ;
T N : standard temp. 293.15 K
T 0 : zero temperature 273.15 K
k : Boltzmann constant
E1 : 0.605 eV
[7.1]
can only be used for assembled modules to correct the IV curves to standard tempera-
ture, if the leakage current is bulk dominated. An example of a non bulk current domi-
nated module IV curve is shown in Figure 7-10. The figure shows the volume current
temperature corrected IV curves of a FE-I1 module for temperatures between 30 °C
and -25 °C in 10 °C steps. The correction factor below about 90 V is to small to com-
pensate the decreasing current with decreasing temperature, whereas the correction
factor is much to high above 90 V, resulting in unrealistic high currents for high volt-
ages and low measurement temperatures. A similar characteristic can be observed for
four  other  assembled  modules  (510071,  510199,  510092 & 510157).  Figure  7-11
shows the correction factors necessary to correct the IV curves of module 510095,
measured at different module temperatures, to standard temperature. The correction
factor is almost constant for voltages above 400 V. In logarithmic display the correc-
tion curves for equal absolute temperature differences seems to be symmetric to a con-
stant, but varying with absolute temperature difference, value. 
Further investigation of the temperature dependence of module IV currents would be
interesting, because the measurement of IV curves at different temperatures maybe al-
lows to calculate the bulk leakage current of assembled modules. One possible expla-
nation for this changed temperature dependence after assembly could be a current,
Figure 7-9 IV curve comparison for two assembled FE-I2.1 modules (510921 & 510807), measured at
+10 °C , and their corresponding bare modules, measured at +20 °C.
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Figure 7-11 Necessary correction factors per 1 °C difference to correct IV curves of
module 510095, measured at different temperatures, to standard temperature
 
Figure 7-10 Temperature correction problem of an assembled FE-I1 module
(e.g. 510095). For all temperatures the IV curves are measured through the pigtail and
flex and are corrected by the sensor volume current temperature correction formula [7.1]
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flowing in parallel to the sensor bulk either on the sensor surface, somewhere on the
flex or the glue between them. Thus IV curves have been measured for bare modules
at different temperatures and for two different HV return positions. For the first set of
IV curves the HV return (HVr) probe needle has been placed on the n-side scratch pad
of the sensor,  whereas  for the second set  the HVr needle has been placed on the
AGND wire bond pad of FE0. For both sets the HV needle has been placed on the n-
side HV pad of the sensor. The raw IV curves are shown in Figure 7-12. The ohmic
behavior of the IV curves at and below 0 °C is caused by condensation on the bare
module. During all measurements the bare module has been flooded with nitrogen, but
obviously the rate of flow has not been high enough to avoid condensation.
The volume current  temperature corrected [7.1]  IV curves of the bare module are
shown in Figure 7-13. These IV curves are clearly bulk current dominated and thus
the temperature correction works well. No significant difference between both HVr
positions is observable up to about 150 V. Above the operation voltage both sets split
up. For the set of IV curves with HVr connected to the sensor scratch pad the pixels
are connected to HVr through the bias grid, whereas the pixels are connected to HVr
through the bump bonds for the other set. The additional resistivity of this second con-
nection method explains the lower leakage currents. As expected the breakdown volt-
ages are not influenced by this.  
To ensure the current measured by the HV source meter is equal to the current flowing
through the sensor HV pad, a second amperemeter could be used with a module with-
out HV wire bonds to connect the sensor HV pad with the flex HV ring, as shown in
Figure 7-14. Further a module without FE wire bonds could be used to check for cur-
rents, flowing between the flex HV guard ring and a FE VDDA wire bond pad. These
modified temperature scan could explain, if there is a current flowing in parallel to the
Figure 7-12 Raw IV curves of a FE-I3 bare module (CIS 18 07 01) for different temperatures
and two different HV return positions.
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sensor bulk and its temperature dependence, if some current is flowing on the sensor
surface, or if the sensors have been damaged somehow during their assembly.    
Since only marginal changes have been done between the I2.1 version and the produc-
tion I3 version of the FEs, the FE-I2.1 modules can be almost treated as production
modules and hence only their results are presented here.
Any inefficiencies can be seen neither for digital injection nor for 5-step digital scan,
which fully test  the FE EOC buffer, for both modules. The result of the threshold
scan, performed at operational bias voltage and before tuning is shown for module
Figure 7-13 Volume current temperature corrected [7.1] IV curves of a FE-I3 bare module
(CIS 18 07 01) for different temperatures and two different GND positions.
Figure 7-14 HV connection of the flex with HV hole and HV guard
ring, possibility to check the bare module leakage current
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Figure 7-15 Threshold distribution of a FE-I2.1 module (510921) before threshold tuning
Figure 7-16 Threshold distribution of a FE-I2.1 module (510921) after threshold tuning
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510921 in Figure 7-15. No position dependence is observable for the threshold and its
mean value is close to the target threshold of 4000 e-, but the threshold distribution is
much too high with a value of 622 e-. Thus the TDAC tuning is necessary to obtain a
more homogeneous threshold dispersion. The S-curve fit fails for two pixels (FE9-
FE12) due to low threshold of these untuned pixels. 
The distribution of thresholds after tuning is shown in Figure 7-16. For both tested
FE-I2.1 modules the thresholds are about 200 e- above the target threshold, but are ho-
mogeneous over the entire module.  The threshold dispersion with a value of 60 e-
meets the requirements, but some pixels with high thresholds are observable. These
pixels are especially ganged ones between the FEs 0 & 15; 1 & 14, 6 & 9 and 7 & 8.
Figure 7-17 shows the noise distribution of the tuned module. The noise for the stan-
dard pixels is 185±11 e-, but up to 190 e- higher for the non-standard pixels due to
their  increased  capacitative  loading.  The  noise  of  FE10 is  significantly below the
noise of the other ones, but no significant differences are observable in the global con-
Figure 7-17 Noise distribution for standard, long, ganged and inter-ganged
pixels of a tuned FE-I2.1 module (510921)
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figuration of this FE. Only for one pixel, FE1, the S-curve fit fails after tuning, but the
fit is successfully for both pixels where it failed before tuning. Figure 7-18 shows the
distribution of TDAC values, used to adjust the threshold of each pixel. The mean of
the Gaussian distribution is at 67 DAC counts with a dispersion of 10 DAC counts.
Since any of the pixels use a TDAC value close to the edges of the dynamic range, the
seven bits of the TDAC are sufficient to tune the thresholds. 
Figure 7-19 shows the distribution of FDAC values, used to tune the preamplifier
feedback current and thus the discriminator TOT of each pixel. The visible fasciated
structure in the FDAC map is caused by some systematically voltage drops in the IF
feedback current mirror circuits of the FEs. Since for a single FE the structure of this
IF variation depends on the position of the FE on the FE wafer, the IF variation is a
consequence of some production process-related steps. A non-negligible amount of
pixels is tuned with the maximal or minimal available FDAC value. Therefore the 3bit
FDAC is not sufficient to obtain an optimal TOT tuning, but the TOT tuning could be
improved by at least one additional available FDAC bit. The average raw TOT distri-
bution for an analogue injection of 20 ke- of a FDAC tuned module is shown in Figure
7-20. Since the TOT map is homogeneous and no significant differences between the
measured TOT distribution and a Gaussian curve are observable, the amount of pix-
els, which should be tuned with a FDAC value outside of the dynamic range of the
3bit FDAC for the ideal case, can be considered to be low.
Anyway the non-optimal TOT tuning is not critical, because a TOT calibration is per-
formed to determine the charge dependence of the TOT values for each pixel. Figure
7-21 shows the combined result of a Clo and a Chi TOT calibration. The map of com-
Figure 7-18 TDAC distribution of a tuned FE-I2.1 module (510921)
108 Chapter 7 - Results and analysis
Figure 7-19 FDAC distribution of a tuned FE-I2.1 module (510921)
Figure 7-20 Distribution of average TOT for an injection of 20 ke- after TOT (FDAC) tuning of a
FE-I2.1 module (510921) 
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bined calibrated TOT values at the target charge of 20 ke- is less homogeneous than
the tuned raw data and especially the long, ganged and some margin pixels of FE15
show too high TOT values. The mean TOT varies from FE to FE, but the fitted com-
bined TOT versus charge curve for a pixel,  which does not have a too high TOT,
looks normal. A difference is visible between Clo and the combined/Chi curve above 50
ke-, which does not affect the TOT map at 20 ke-, but below all three fitted curves are
almost equal. Thus the capacitance values of the Chi and Clo injection capacitors for
this pixel are close to mean values, which have been measured for the FE during the
FE wafer probing and are used to calibrate the injected charges.
The map and the distribution of the Clo calibrated average TOT is shown in 7-22. The
TOT values are as homogeneous as after TOT tuning without calibration in Figure 7-
20. Hence there does not exist a big dispersion in the capacitance values of the Clo in-
Figure 7-21 Calibrated TOT distribution of a FE-I2.1 module (510921) with the combined
calibration for the target charge of 20 ke- and the results of TOT calibrations with Chi and Clo for a
single pixel. The combined fit of the function [5.3] is performed on the Chi and Clo data together 
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Figure 7-22 Calibrated TOT distribution of a FE-I2.1 module (510921) with the
Clo calibration for the target charge of 20 ke-
Figure 7-23 Calibrated TOT distribution of a FE-I2.1 module (510921) with the
Chi calibration for the target charge of 20 ke-
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jection capacitors and the measured FE average Clo calibration value is sufficient to
obtain a homogeneous TOT calibration map at 20 ke-.   
The distribution of Chi calibrated TOT values, shown in Figure 7-23, shows a much
higher dispersion and the same structure of mean TOT variation from FE to FE as the
combined calibrated distribution. This means, that on one hand the FE mean Chi ca-
pacitance values have not been measured as accurate as the Chi ones and that on the
other hand the dispersion of Chi capacitance values is higher than the dispersion of Clo
ones. Therefore the inhomogeneity of TOT values at the target charge of 20 ke- in the
combined and the Chi calibration is caused by the inhomogeneity of Chi capacitance
values and of the measured FE mean ones. The combined, Clo and Chi fitted TOT ver-
sus charge curves for a pixel, which shows a too high TOT value in the Chi calibration,
is shown in Figure 7-24. For all charges the Chi curve is above the Clo one, thus the Chi
capacitance value of this pixel is below the measured mean one for the FE. The Chi
TOT calibration could be improved by using the individual Chi capacitances for charge
calibration of each pixel instead of the mean FE ones.   
The performed threshold scan in antikill mode does not show any merged bumps. The
measured  threshold  and  noise  values  are  below  the  values  measured  in  standard
threshold mode, since for each pixel, during its injection, the preamplifier inputs of
the neighbored pixels are fixed to AGND and the injected pixel is not affect by noise
from neighbored pixels. For both modules the antikill threshold is about 60 e- above
the target threshold of 4000 e- and the noise of standard pixels is about 150 e-.
For both modules only crosstalk for long pixels could be measured, because the maxi-
mal possible injected charge of about 210 ke- is not high enough to generated crosstalk
charges above the threshold in the neighbored pixels. Hence the crosstalk fractions for
standard,  ganged and inter-ganged pixel  are below 1.0 %. The measured crosstalk
thresholds of 97.0±11.8 ke- and 80.4±10.6 ke- agree with crosstalks of 2.2±0.2 % and
2.7±0.4 % for modules 510921 and 510807. No inefficiencies are observable in the
VDD operational margins scan, but both XCK operational margin tests fail due to an
error in the XCK circuitry of the new TPLL, thus no statement can be made for the
XCK operational margins of both modules.
Figure 7-24 Combined result of the Clo and the Chi TOT calibration for a pixel, which shows a
too high TOT value in the Chi calibration, of a FE-I2.1 module (510921)
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Figure 7-25 shows the hitmap, the map of average calibrated TOT and the TOT spec-
trum of a source scan, performed with an 241Am source from the flex side of the mod-
ule, with 500,000 events for each FE. Areas with low hit numbers are shadowed by
the LDCs on the flex and the long and ganged pixels show increased hit numbers due
to their increased size. Since the Chi and combined TOT calibration do have the men-
tioned problems, the Clo TOT calibration was used for this source scan. The TOT val-
ues are homogeneous over the module and only the shadowed regions show too low
TOT values. The overall TOT spectrum roughly shows the 59.5 keV γ-peak of the
241Am source. The map of calibrated source peak positions and their distribution for
the different pixel types is shown in Figure 7-26. With the electron-hole pair produc-
tion energy from section 3.4 a source peak charge deposition of 16.13 ke- is expected.
The  measured  source  peak  position  for  standard  pixels  is  with  the  value  of
15.17±0.30 ke- 6.3 % below the expectation.   
Figure 7-25 Hitmap, map of average calibrated TOT data (with Clo calibration) in units of e- and
overall TOT spectrum for a source scan with an 241Am γ-source of a FE-I2.1 module (510921). The
irradiation has been performed from the flex side of the module
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The TOT calibration could be improved by applying a charge correction. This could
be done on the basis of this source scan or better on the basis of this source scan and
an additional one with a different source which should have a different peak energy.
The height of the new calibration peak should be in the same range as the height of the
241Am peak to allow an accurate calibration.   
Both modules pass all initial electrical test cuts and are qualified for the burn-in and
the following module tests. Neither damages of the bare module and flex-MCC nor
any deterioration of performance during the assembly or the initial electrical test can
be observed. Therefore no changes in the Dortmund module assembly or initial elec-
trical test procedures are necessary.
The initial electrical test has been performed automatically in series for the two FE-
I2.1 modules. With the upgrade of the setup by two additional MACs and marginal
changes in the initial electrical test primitive list up to four initial electrical tests could
be performed in series. The GPIB MUX would need an upgrade as well, in order to be
Figure 7-26 Distribution of calibrated source peak positions in units of e- for the different types of
pixels for a source scan with an 241Am γ-source of a FE-I2.1 module (510921). The irradiation has
been performed from the flex side of the module
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able to switch the HV between the four modules without operator intervention. The
required test time for four modules would be 21 hours if the more accurate 2D VCAL
scan is used for threshold tuning, but can be reduced to about 13 hours if the fast auto-
tuning is used instead.
 
7.4 Burn-in and post Burn-in tests
A burn-in with ten 5 hour temperature cycles between 15 °C and -30 °C environmen-
tal chamber air temperature has been performed concurrently for both FE-I2.1 mod-
ules. The logged temperatures, voltages and currents of one of the cycles are shown in
Figure 7-27 and Figure 7-28.
The temperature curves of the modules and the environmental chamber and the prob-
lem of temperature interlocks are discussed in section 7.1. For both modules the bias
voltage of 300 V is switched on and off correctly. The bias currents are stable, but fol-
low the temperature curve of the corresponding module. As expected the bias currents
at -30 °C are much lower than the corresponding bias currents at 15 °C and the tem-
perature dependent increasing of the bias currents can be seen at the end of the tem-
Figure 7-27 Bias voltage, bias current, chamber temperature and module NTC temperature curves
of two FE-I2.1 modules (510921 & 510807) for one of the ten burn-in temperature cycles.
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perature cycle.
Both problems of the current  SuRF board version are visible in Figure 7-28.  The
SuRF board is not able to sense both supply voltages VDD and VDDA. Hence in or-
der to compensate the voltage drops of configured modules VDD was set to 0.2 V
above its nominal value and VDDA to 0.4 V above its nominal one. If a module is not
configured, like module 510807 during the first measurement of module 510921, the
supply voltages are stable at these values, but decrease to the nominal ones after con-
figuration. Since the currents of a configured module are almost stable, the supply
voltages are stable as well, but some fluctuations of the digital voltage and current are
observable during the HV off threshold scans for both modules at 17:00 h. During the
increase of the temperature at the end of the cycle the digital current does not signifi-
Figure 7-28 VDD and VDDA voltage and current curves of two FE-I2.1 modules (510921 & 510807)
for one of the ten burn-in temperature cycles.
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cantly change, whereas the analogue current increases. A new firmware version will
allow sensing of the supply voltages with the current SuRF board version and should
solve these problems.
A second problem, the unintended switch off of the supply voltages for temperatures
below the thermal interlock temperature,  is  described in section 7.1.  This happens
only for module 510921, even though its measured temperatures are always about
1.5 °C below the temperatures of the other module. Somehow the noise on the NTC
lines of module 510921 is higher or the interlock temperature of the corresponding
SuRF board channel does not have the nominal value. To decide if this different be-
havior of both modules is module related or SuRF board channel related two short
burn-ins with one cycle each should be performed with the same module on to differ-
ent  SuRF  board  channels.  In  order  to  avoid  that  the  module  supply voltages  are
switched off for the rest of the burn-in after such an unintended interlock occurred, a
reset of the temperature interlock circuitry is performed and the supply voltages are set
again before each scan. The regular spikes in the voltage and current curves are caused
by these resets. To lower the probability of unintended interlocks the chamber air tem-
perature should be chosen below 15 °C until the temperature measurement integration
time is increased in the next version of the SuRF board.
The results of the post burn-in test and the results before burn-in are shown in Table
7-1. Neither damages of module components nor any changes of the module perfor-
mance are observable. The only significant difference between the initial electrical
tests (ASSY) and the post burn-in tests (BURN) is that two pixels with missing bump
bonds have been identified before burn-in, but both pixels show normal behavior after
the burn-in. If the bump bond quality of these pixels improved during burn-in or has
been misconstrued before the burn-in cannot be concluded from the recorded data.
Therefore both modules pass all cuts for burned-in modules, all wire bond connec-
tions are temperature stable and no evidence for any kind of infant mortality is observ-
able. 
The burn-in has been performed automatically for both FE-I2.1 modules without any
intervention by the operator. All desired voltage, current and temperature values have
been monitored and logged. No indication of condensation on the modules is observ-
able, thus the realized flooding with dry nitrogen is sufficient. With two additional
SuRF boards and marginal changes in the TurboDAQ primitive lists and in the AM-
BuSh scripts the burn-in can be performed concurrently for up to 12 modules within
51 hours, including handling and measurement configuration. 
The post burn-in tests have been performed automatically in series for both modules
as well. As for the initial electrical tests operator intervention is only necessary for
both source scans. Since neither module tuning nor module calibration is included in
the post burn-in tests, the required measurement time for one module is roughly 2½
hours, without handling and measurement configuration. The module tuning and cali-
bration,  performed before the burn-in,  are used to configure the module.  With  the
mentioned setup upgrade the burn-in tests could be performed automatically in series
for up to four modules within 12 hours, including handling. 
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7.5 Final electrical characterization
The final electrical characterization of both FE-I2.1 modules has been performed in
the source scan setup in order to ensure the operativeness of the characterization setup
and of the modules. Both characterizations have been done at the Pixel detector opera-
tion temperature of -10 °C. Only the IV curves have been measured at -15 °C due to
the missing temperature control of the Peltier module.
As expected the leakage currents for this lowered temperature are below the room
temperature currents. No indication for condensation on the modules is visible. Hence
the nitrogen flow rate of ½ l/min is sufficient to prevent condensation and probably
can be lowered. Condensation on the sensor would be observable by fast increasing
currents in the 100 V voltage range, like in Figure 7-12. For both modules an anoma-
lous VDDA power consumption of one FE is observable. FE12 of module 510921
shows about 25 mV too low  analogue currents for the XCK on and XCK off mea-
surements, but a normal current for the unconfigured measurement, whereas FE0 of
module 510807 shows about 25 mV too high analogue currents for the XCK off and
unconfigured measurements. Probably XCK has not been switched on and off correct-
ly for these FEs by the MCC. Since normal behavior is observed for both FEs in the
following tests no reproducibility is expected but should be checked.           
Due to a non recognized error in the final characterization primitive list the threshold
tuning, TOT tuning and TOT calibration have been performed for both modules, but
not recorded and the initial electrical test configurations have been used for all follow-
ing test steps. As a result of this suboptimal configuration of the modules the follow-
ing test results do not have optimal values and maybe increased dispersions, but the
possibility to detect module damages and performance losses is not affected.
The results  of measurements,  which are repetitions of initial  electrical  test or post
burn-in test measurements, are shown in Table 7-1. No pixels with increased leakage
current, which would indicate a near early breakdown region, are visible in the mon-
leak scans with 500 V bias voltage of both modules. Figure 7-29 shows the result of a
digital injection T0 MCC strobe delay scan. As expected the delay decreases with in-
creasing row number and thus with increasing distance to the EOC logic. The distribu-
tion of the analogue injection T0 MCC strobe delay which corresponds to the firing
time of the injected charge of 100 ke- is shown in Figure 7-30. The systematically IF
feedback current variation, as observed in the FDAC map in Figure 7-19, affects the
analogue MCC strobe delay distribution as well. The distribution of the difference be-
tween both MCC strobe delays in ns/counts units, as needed for the MCC strobe delay
calibration, is shown in Figure 7-31. 
Figure 7-32 shows the in-time threshold distribution. Since only one LVL1 trigger is
sent to the module after each injection, injected charges above the real pixel threshold,
but with with a delay of more than 20 ns, are not registered anymore. As seen in Fig-
ure 4-10 the delay between the charge injection and the exceeding of the discriminator
threshold increases with decreasing charge. Therefore this effective threshold, taking
only into account hits which would be assigned to the correct beam crossing in AT-
LAS, is higher than the real pixel electronics threshold. The measured in-time thresh-
olds of both modules are roughly 1500 e- above the real pixel threshold. The measured
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Figure 7-29 Distribution of the digital injection MCC strobe delay for a FE-I2.1 module (510807)
Figure 7-30 Distribution of the analogue injection MCC strobe delay which corresponds to the firing
time of the injected charge of 100 ke- for a FE-I2.1 module (510807)
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Figure 7-31 Distribution of the difference between both MCC strobe delays in ns/cnts-units as needed
for the MCC strobe delay calibration for a FE-I2.1 module (510807)
Figure 7-32 In-time threshold distribution of a FE-I2.1 module (510807)
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noise of a pixel for a standard threshold scan, is caused by fluctuations of the injected
charges, by preamplifier noise and by fluctuations of the discriminator threshold. For
in-time threshold scans the measured pixel noise is increased by additionally taking
into account the jitter of the pixel firing time and the jitter of the MCC strobe. The
map and the distributions of  the in-time noise for standard, long, ganged and inter-
ganged are shown in Figure 7-33. The differences between the standard and the in-
time noise are about 17 % with respect to the standard noise for inter-ganged pixels
and up to about 65 % for ganged pixels.  
The timewalk of a single pixel is visible in Figure 7-34. It shows the dependence of
the MCC strobe delay time with the maximal amount of observed hits on the injected
charge. The t0 delay time, obtained by the analogue T0 scan, corresponds to the firing
time of 100 ke- injected charge and lower delay times correspond to longer firing
times. For charges above 40 ke- the delay times are constant at the t0 level, but in-
creased firing times are observed for lower charges. 
Figure 7-33 In-time noise distribution for standard, long, ganged and inter-ganged pixels of a FE-I2.1
module (510807)
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Figure 7-34 Timewalk for a pixel of a FE-I2.1 module (510807)
Figure 7-35 Q(t0-20ns) distributions for standard, long, ganged and inter-ganged pixels of a FE-I2.1
module (510807)
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The differences between the timewalk curves measured with the Clo injection capaci-
tor in contrast to the ones measured with Chi are observable for both modules. The
measurements of both injection capacitances during the FE wafer probing at room
temperature are used to calculate the injected charge from the used VCAL value. After
the final characterization TOT calibrations have been performed for both modules at
room temperature and at -10 °C. The Chi and Clo TOT versus charge curves are almost
equal in the range between 0 and 35 ke- at room temperature, whereas a deviation be-
tween them is observable in the same range but at -10 °C. Thus it can be supposed
that the ration between both injection capacitances is changed with temperature and
the temperature dependence of both injection capacitors is different. To check this as-
sumption the measurement of the injection capacitances should be repeated at differ-
ent temperatures. If a change of the capacitance ratio is observed a recalibration of the
VCAL-'injected charge' dependence with temperature correction is possible.    
All hits with delay times below t0-20ns would not be assigned in ATLAS to the cor-
rect, but to the following bunch crossing. The charge, which corresponds to the MCC
strobe delay of t0-20ns therefore corresponds to the in-time threshold of the pixel. The
distribution of this second possibility to measure the in-time threshold, by measuring
Q(t0-20ns), is shown in Figure 7-35. Within their errors the results of these in-time
threshold measurement possibilities are equal for both modules, but lower dispersions
are observed with the timewalk method. The distribution of the difference between the
in-time and the real pixel threshold of each pixel, the so-called overdrive is shown in
Figure 7-36.
No significant inefficiencies are visible neither in the VDDA corner threshold scans
nor in the VDDA corner in-time threshold scans. Hence the modules should work cor-
rectly in the entire VDDA range between 1.5 and 1.8 V. The result of the threshold
range scan for one pixel is shown in Figure 7-37. All GDAC bits of this pixel are
working correctly and a parabola fit can be performed on the GDAC dependence of
the threshold. Pixels with defective threshold tunabilty are detectable by anomalous
values in the fit parameter distributions and maps or the fit χ² distribution and map.
Figure 7-38 shows the hitmap, map of average calibrated TOT data and the overall
TOT spectrum of a source scan performed with the 241Am source from the FE side of
the module. The map of calibrated source peak position and the  distributions of the
calibrated source peak position for the different pixel types are shown in Figure 7-39.
Since the module has been exposed to the source from the FE side no regions shad-
owed by passive SMD components on the flex are visible and the irradiation is more
homogeneous than the irradiation from the flex side. The regions with increased hit
numbers are caused by backscattering from the SMD LDCs.
The average calibrated TOT shows some inhomogeneities due to the insufficient TOT
tuning, suboptimal TOT calibration and backscattering. The increased dispersions of
source peak positions for the different pixel types reflect the suboptimal module con-
figuration as well.
Both modules pass all  final electrical  characterization cuts  and are qualified to be
mounted on staves. The modules meet the requirements to be integrated into the B-
layer. They have not been damaged during their handling or testing and no indication
for a critical performance loss is observable.    
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Figure 7-36 Overdrive distributions for standard, long, ganged and inter-ganged pixels of a FE-I2.1
module (510807)
Figure 7-37 Tunability of the threshold with the GDAC for a pixel of a FE-I2.1 module (510807)
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The final characterization of modules is automated, but without possibility to charac-
terize several modules in series. Due to the serious effort to cool several modules to
the operation temperature of -10 °C at the same time and the low expected gain of
time further automation is not reasonable. Since the final characterization is the most
time consuming part of the module testing, careful optimization of the procedure con-
cerning minimal numbers of operator interventions and minimal measurement time
has been necessary. The measurement time was reduced to about 8 hours, including
the source scan and handling, and only one operator intervention is still necessary to
place the module on the source.
    
Figure 7-38 Hitmap, map of average calibrated TOT data (with Clo calibration) in units of e- and
overall TOT spectrum for a source scan with an 241Am γ-source of a FE-I2.1 module (510807).
The irradiation has been performed from the FE side of the module
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Figure 7-39 Distribution of calibrated source peak positions in units of e- for the different types of
pixels for a source scan with an 241Am γ-source of a FE-I2.1 module (510807). The irradiation has
been performed from the FE side of the module
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510921 510807
ASSY BURN FLEX ASSY BURN FLEX
IDD (reset) [mA] 419 416 418 406 405 399
IDDA (reset) [mA] 71 71 67 71 71 66
breakdown voltage [V] ≈ 500 ≈ 600 > 600 ≈ 550 ≈ 550 ≈ 550
Ibias at 150 V [µA] 0,95 1,19 0,66 0,26 0,26 0,01
anomalous PCs 0 0 1 0 0 1
anomalous DIs 0 0 0 0 0 0
anomalous 5STEP-DIs 0 0 0 0 0 0
TDAC [DAC-counts] 67±10 - 67±10 69±10 - 69±10
FDAC (DAC=0) 6212 - 6212 11170 - 11170
FDAC (DAC=7) 1916 - 1916 6729 - 6729
average raw TOT 29.6±0.6 - 29.7±0.7 31.3±0.8 - 33±5
TOT at 20 ke- (Clo) 29.8±0.6 - 29.8±0.7 31.6±1.0 - 32.2±2.3
TOT at 20 ke- (Chi) 26.8±1.3 - 28.1±1.2 29.4±1.7 - 31.5±2.2
TOT at 20 ke- (comb.) 29.0±1.2 - 29.0±1.2 31.0±1.3 - 31.2±2.2
threshold (tuned) [e-] 4209±68 4208±61 4173±56 4201±56 4194±59 3943±140
noise (standard) [e-] 185±11 185±11 184±11 185±10 185±10 175±16
noise (long) [e-] 203±12 204±13 203±12 206±12 205±12 198±18
noise (ganged) [e-] 306±28 309±25 317±28 313±35 312±35 321±35
noise (inter-ganged) [e-] 211±15 212±16 213±15 211±17 211±16 202±21
threshold (antikill) [e-] 4065±43 4059±44 4054±41 4059±46 4052±47 3828±119
noise (standard) [e-] 146±8 146±8 150±8 149±10 149±10 154±10
noise (long) [e-] 165±9 165±9 169±9 169±12 170±11 177±12
noise (ganged) [e-] 206±37 200±42 199±62 222±33 223±34 219±64
noise (inter-ganged) [e-] 154±11 155±11 159±11 156±13 157±13 164±15
merged bumps 0 0 0 0 0 0
crosstalk (long) [%] 2.2±0.2 2.2±0.2 1.9±0.2 2.7±0.4 2.6±0.4 2.4±0.3
threshold (long) [ke-] 97.0±11.8 98.4±11.8 112.1±12.9 80.4±10.6 81.6±11.2 82.5±13.0
VDD oper. range [V] 1.6 - 2.5 1.6 - 2.5 1.6 - 2.5 1.6 - 2.5 1.6 - 2.5 1.6 - 2.5

























































dead pixel 1 1 1 3 3 3
hot pixel 0 0 0 0 0 0
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510921 510807
ASSY BURN FLEX ASSY BURN FLEX
stuck pixel 0 0 0 0 0 0
dig. MCC delay [cnts] - - 59.1±0.8 - - 55.4±0.7
ana. MCC delay [cnts] - - 49.3±0.3 - - 46.1±0.3
MCC delay scale factor
[ns/cnts] - - 2.51±0.17 - - 2.54±0.17
local early breakdown - - 0 - - 0
threshold (in-time) [e-] - - 5579±251 - - 5554±304
noise (standard) [e-] - - 229±16 - - 235±16
noise (long) [e-] - - 279±19 - - 289±21
noise (ganged) [e-] - - 512±58 - - 532±64
noise (inter-ganged) [e-] - - 238±24 - - 247±23
Q(t0-20ns) (standard) [e-] - - 5432±196 - - 5438±252
Q(t0-20ns) (long) [e-] - - 5734±228 - - 5736±282
Q(t0-20ns) (ganged) [e-] - - 6022±363 - - 6017±400
Q(t0-20ns) (inter-g.) [e-] - - 5095±183 - - 5055±232
overdrive (standard) [e-] - - 1365±141 - - 1493±181
overdrive (long) [e-] - - 1659±170 - - 1815±210
overdrive (ganged) [e-] - - 1812±252 - - 1937±265
overdrive (inter-g.) [e-] - - 967±118 - - 1076±153
min VDDA threshold
failed S-curve fits - - 1 - - 0
max VDDA threshold








- - 1 - - 3
VDDA oper. range [V] - - 1.5 - 1.8 - - 1.5 - 1.8
GDAC=8 threshold [e-] - - 3031±165 - - 3069±146
GDAC=24 threshold [e-] - - 4747±151 - - 4756±140
pixels with defective
threshold tunability - - 0 - - 0
Table 7-1 Results of the initial electrical tests (ASSY), post burn-in tests (BURN) and the final
electrical characterization (FLEX) for both FE-I2.1 modules (510921 and 510807) 
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7.6 Space resolved charge collection
One of the important properties of a semiconductor particle detector is the so-called
charge collection. It describes the ability to collect and measure the charge generated
by a traversing particle. Its homogeneity influences the space, energy and time resolu-
tion and the efficiency of the detector. Therefore the charge collection homogeneity of
irradiated ATLAS Pixel modules has been investigated with data taken in the CERN
H8 testbeam with a 180 GeV pion beam.
The collected charge of an event, calculated with the TOT value, measured by the FE,
and the TOT calibration, obtained from an analogue injection TOT calibration scan, is
analyzed in dependence of the position of the traversing particle. If more than one
neighbored pixels show a hit the sum of charges for the entire cluster is assign to the
event. Therefore the entire collected charge of a traversing particle is taken into ac-
count. This is especially important for particles, which hit the module close to a pixel
margin and its deposited charge is shared between pixels. The particle hit position is
obtained with a resolution of about 6 µm from an extrapolation of the particle track,
calculated with the hit positions of the BAT, to the sensor surface of the module. To
obtain enough statistics all events with a hit position on an even column pair are pro-
jected to one pixels, and all events with a hit position on an odd column pair to anoth-
er one. This allows to investigate the charge collection efficiencies at the bias grid and
the bump bond interfaces between two neighbored pixels. To increase the statistic
once more and to take into account different FEs the events of several testbeam runs
with the beam spot focused on different FEs have been projected to both result pixels.
The average collected charge is calculated for these pixels with a 6 µm binning. Since
ganged and inter-gang pixels  have an increased capacitive loading and long pixels
have different dimensions these non-standard pixel are masked in the DAQ and are
not taken into account.
Figure 7-40 shows the space resolved charge collection of ATLAS pixels at their bias
grid and bump bond interfaces for an unirradiated module, for a module irradiated
with the lifetime dose of 1015 NIEL equivalent, and the comparison with the pixel lay-
out. The unirradiated module has been operated with a bias voltage of 150 V whereas
the maximal bias voltage of 600 V has been used for the irradiated module to deplete
the sensor as much as possible. For both modules a particle incident angle of 0° has
been chosen.   
For the unirradiated module the average collected charge for the pixel metalization ar-
eas is homogeneous with the value of 23.3±0.6 ke-. As seen in Figure 3-4 the expected
most probably energy loss of a MIP in a 250 µm thick silicon sensor is 70 keV and the
expected mean energy loss is 97.5 keV. Thus the expected most probably charge de-
position is 19.4 ke- and the expected mean charge deposition is 27.0 ke-. No signifi-
cant charge collection losses are observable at the pixel margins or at the bump bond
interfaces between two neighbored pixels, hence almost the entire deposited charge of
a traversing pion can be detected even if the charge is shared between two pixels.  
A charge collection inefficiency of up to 33 % with respect to the average collected
charge is seen at the bias dot implantation of pixels, but the affected area has got only
a diameter of about 20 µm. This charge loss is caused by direct charge collection onto
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the bias dot implantation, but is limited by the high capacitive coupling between the
small, round bias dot implantation and the surrounding n+ pixel implantation. A much
smaller charge collection inefficiency of about 8 % is observed between the bias dots,
caused by an indirect capacitive coupling of the pixel implantation through the p-spray
to the bias grid metalization. Since the collected charges in these areas are comfort-
Figure 7-40 Space resolved charge collection of ATLAS pixels at their bias grid interface and at their
bump bond pad interface and comparison with the pixel layout of an irradiated FE-I1 module
(420049) with 600 V bias voltage and 0° beam incident angle 
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ably above the detection threshold of the FE electronics and the charge losses are lim-
ited to a small area, the advantages of the bias grid structure implementation, namely
the possibility to test the sensor before attaching the FE chips and the additional po-
tential  limitation  of  unconnected  pixel,  predominate  the  disadvantage  of  lowered
charge collection efficiency.
The homogeneity of the charge collection below the pixel metalization does not sig-
nificantly change for the module irradiated with charged hadrons, but the average col-
lected charge decreases compared with the average collected charge of the unirradiat-
ed module. The average collected charge for the pixel metalization areas of the irradi-
ated module is 16.8±0.7 ke-. One reason for this decreasing charge collection is the not
fully depleted sensor at 600 V. Figure 7-42 shows the increase of the average collect-
ed charge with increasing bias voltage. As seen in section 3.5 the depletion depth in-
creases with increasing bias voltage. Since the average collected charge increases be-
tween 600 and 700 V the full depletion voltage of the sensor has to be above 600 V. A
second reason for the decreasing collected charge is the expected charge loss due to
radiation induced trapping centers. The expected fraction of this charge loss is about
20 % with respect to the collected charge of the unirradiated sensor [HÜG01]. 
A charge loss at the long pixel margins of about 4.7 % with respect to the average col-
lected charge below the pixel metalization is observable. Since the collected charge of
the entire cluster is used for the plot in Figure 7-40 this value takes charge sharing into
account. If the deposited charge of particle is shared between pixels and if the charge
in one of these pixels is below the electronics threshold this charge cannot be detected
and is lost. But this does happen for the unirradiated module as well, thus an addition-
al  effect,  like an increased trapping probability for  charges which follow the bent
streamlines of the electric field at the pixel margins, has to be responsible for this
charge loss. At the bias dots a charge loss of 22 % is observable and the charge loss
between the bias dots is roughly 17 %. Thus the fraction of charge loss by direct bias
dot charge collection decreases and the fraction by indirect bias grid coupling increas-
es for irradiated modules. The highest observed charge collection inefficiencies are at
the pixel corners with values up to 33 % in the bias grid pixel corners. In the corners
the probability for charge sharing between up to four pixels is high. Thus the probabil-
ity, that a charge below threshold is deposited in one of the pixels is high as well. Due
to the pixel n+ implantation geometry the distance, which has to be covered by charges
deposited in the pixel corners, is the maximal feasible one. Hence the largest charge
losses due to trapping are expected there.   
In order to quantify the charge loss at the bump bond and bias grid interfaces the max-
imal charge collection in dependence of the long pixel coordinate is calculated and
shown for both interfaces in Figure 7-41. The average charge collection value is deter-
mined by a linear fit, whereas the maximal charge collection inefficiency at the inter-
faces is determined by a Gaussian fit. Since the area, affected by the bias dot, still has
a diameter of about 20 µm it is not visible in the projection plot.   
The average collected charge of the measured Tesla module is higher than the average
collected charge of the CIS module, but since only one module from each vendor has
been irradiated and the irradiation doses of both modules are only roughly known this
result  is  not  significant.  A difference  between both  TOT calibrations  Clo and  Chi,
which have been used to calculate the charge from the measured TOT value, is visi-
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ble. The Chi calibration fit uses 23 analogue injection measurements between 0 and 40
ke-, whereas the Chi one uses 21 analogue injection measurements between 0 and 210
ke-. Thus the more accurate and realistic results for the 20 ke- deposited charge by a
MIP are expected from the Clo calibration. The difference between both calibrations is
more significant for the CIS module.
Figure 7-41 Charge collection inefficiencies at the bias dot and the bump bond pad interfaces of an
irradiated FE-I1 module (420049) with 600 V bias voltage and 0° beam incident angle 
Figure 7-42 Bias voltage dependence of the average calibrated collected charge and of the maximal
charge loss at the pixel bias grid interface for irradiated CIS and Tesla modules  
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The voltage dependence of the average charge collection inefficiency at the bias grid
interface is shown in Figure 7-42 as well. The fraction of the charge collection ineffi-
ciency with respect to the average collected charge is shown in Figure 7-43. It is in-
creasing with the bias voltage up to value between 15 and 35 % for the bias voltage of
700 V. A saturation is not observable in the measured range up to 700 V. For these
modules the charge loss fraction at the pixel bias grid interface is significantly lower
for the Tesla module. As expected no significant difference between both TOT cali-
brations is observable.
Nevertheless, since the collected charges in the regions of maximal charge loss for the
lifetime dose irradiated modules with the nominal bias voltage of 600 V are comfort-
ably above the electronics threshold, the capability of the pixel detector to safely de-
tect traversing particle in order to calculate their track is not affected. By knowing the
space resolved charge collection efficiency for pixels and its irradiation and bias volt-
age dependences a deposited charge correction in ATLAS is possible after pixel  hit
positions are obtained from tracking.       
Figure 7-43 Bias voltage dependence of the fraction of maximal charge loss with respect to the
average collected charge at the pixel bias grid interface for irradiated CIS and Tesla modules
Chapter 8
Summary and outlook
The Pixel detector, used for the innermost tracking in the ATLAS experiment, con-
sists of 1744 Pixel modules. Each module consists of a Si sensor with 46080 pixels
and 16 electronic chips, which are flip chipped to the sensor by bump bonds. A flexi-
ble circuit board is glued to the sensor and is electrically connected to the electronic
chips by wire bonds. A module control chip, glued and wire bonded to the flexible cir-
cuit board, is responsible for the module based event building and the outer electrical
communication of the module.
Probably 300 modules  will  be assembled and tested  at  the  Universität  Dortmund.
Therefore several hardware, software and procedure developments for the assembly
and the quality assurance have been necessary, which are discussed in this  thesis.
Since the testing of modules is extremely time consuming, only the automation of test
steps with as rare operator interventions as possible can guarantee a test rate which
can cope with the desired assembly rate. The realized automation procedures, software
developments and the expected test durations are discussed as well. The extremely
high radiation exposure of the ATLAS Pixel detector with fluences up to 1015 1MeV
neq cm-2 is one of the basic challenges for the development of this detector. The homo-
geneity of the charge collection efficiency influences the space, energy and time reso-
lution and the efficiency of the detector. Thus space resolved charge collection for
lifetime dose irradiated and unirradiated modules has been investigated with data tak-
en with a 180 GeV pion beam. Since high statistics are necessary for these analysis the
processing of raw testbeam data into analyzable PAW ntuples, using the existing Pixel
Collaboration testbeam analysis software h8, has been automated.  The results con-
cerning bias voltage dependence of average collected charge and of charge loss frac-
tion at the pixel bias grid interface for two modules with sensors from different ven-
dors and both charge calibration possibilities are presented.      
The developed automatic bare module probing station with its control software allows
to measure the voltage-current curve of bare modules in order to detect sensor dam-
ages, to check the operativeness of front-end electronic global and pixel registers, to
check the digital and analogue readout of each pixel and  to detect missing bump bond
connections. No indication for flip chipping problems at the bump bonding vendor
IZM, even with front-end electronic chips that have been thinned to thicknesses below
the nominal value are observed. The hard-wired security circuitry protects the bare
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module from damages by the probe needles and no performance change of bare mod-
ules is seen after the probing. The flex-MCC procedure checks the operativeness and
operational margins of the module control chip and checks the flex, pigtail and wire
bonds for shorts and opens. Both test procedures guarantee that only components with
full operativeness are assembled.
The operativeness of the assembled module is checked with the initial electrical tests.
Bare module and flex-MCC test procedures are repeated, the preamplifier threshold
and the charge measurement of each pixel is tuned and the charge measurement is cal-
ibrated for the entire dynamic range. The crosstalk between pixels and the operational
margins  for  the  digital  supply voltage are  measured.  The  amount  of  missing  and
merged bump connection is measured and the operativeness of each pixel  and the
charge measurement calibration of the module is checked with an 241Am source. Nei-
ther module damages nor worsening of the module performance are observed for both
measured modules, thus no changes of the used module assembly procedure are nec-
essary.
To provoke infant mortality of electronics components and to test the temperature sta-
bility of modules and wire bonds a 50 hour burn-in is performed with ten temperature
cycles between 20 °C and -20 °C. All modules are operated concurrently by the SuRF
board and threshold and digital injection scans are performed. All temperatures, sup-
ply voltages and bias currents are logged for diagnostic purposes. The sensing and
temperature interlock problems of the SuRF board will be solved with a firmware up-
date and the next SuRF board version. The post burn-in tests are repetitions of the ini-
tial electrical tests. A comparison between the results of these measurements is used
to detect infant mortality, module damages and deteriorations of performance, induced
by temperature changes  and continuing operation.  For  both  measured  modules  all
measurement results are equal to the results before burn-in within their errors.
The final characterization repeats the initial electrical tests at the Pixel detector opera-
tion temperature. The operativeness of the module at -10 °C is checked and the full
electrical characterization of the module is covered. In addition to the initial electrical
tests  the timewalk behavior, the overdrive,  the MCC trigger delay and the in-time
threshold of the module are measured. By measuring the individual pixel leakage cur-
rents at maximal operation voltage near early breakdown regions can be identified.
The analogue voltage operational margins are determined by repeating the threshold
and in-time threshold scan at analogue voltage corner points. To detect dead pixels
and to check the charge calibration of the module a source scan with the 241Am source
is performed. The module is exposed to the source from the front-end electronic side
to avoid covering of the sensor by passive SMD components on the flex. Aside from
suboptimal module configurations due to a software error, both modules pass all qual-
ity assurance cuts for modules and are qualified to be mounted on staves and to be in-
tegrated into the ATLAS Pixel detector. 
Since the testing of assembled modules is more time consuming than their assembly,
automation with as rare operator interventions as possible are necessary to cope with
the desired production rate. Therefore control software has been written for a HV sup-
ply and an environmental chamber which allow to automate their settings. The testing
procedures are optimized for automation and operator interventions are limited to han-
dling and cabling of modules. The flex-MCC, initial electrical and post-burn in tests
can be performed for  two modules  in  series.  For  serial  production two additional
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MACs and an upgrade of the GPIB MUX are necessary to test up to four modules in
series. The software is prepared for this update and only marginal changes of the test
scripts are necessary. Marginal changes of the burn-in test scripts and two additional
SuRF boards are necessary to perform the burn-in concurrently for up to 12 modules.
A possibility for a further upgrade to 16 modules for the burn-in setup exists. The fi-
nal electrical characterization of modules is automated as well. A further automation
with the possibility to characterize several modules in series is not reasonable since a
serious effort would be necessary to cool several modules to operation temperature of
-10 °C at the same time. But if necessary maybe the environmental chamber could be
used for this purpose. On one hand the proper cooling of the modules has to be guar-
anteed and on the other hand shielding is necessary for source scans. If the final char-
acterizations would be performed in the environmental chamber and the source scans
in the old setup the gain of time would be negligible.    
In spite of all automation the testing of assembled modules with the desired rate still
remains a challenge. Only if the assembly yield is high enough and small fraction of
time is necessary for diagnostic purposes of single modules the testing can cope with
the desired assembly rate. But it is expected that the amount of test steps can be re-
duced with increasing production experience. For example the post burn-in tests could
be skipped since module damages and worsening of the module performance would
be detected by the final characterization. Nevertheless the Dortmund module test set-
up is ready for serial production, the necessary software developments are implement-
ed and the test procedures are tested.    
The space resolved charge collection for unirradiated modules with 150 V bias volt-
age is homogeneous. Charge losses of up to 33 % with respect to the mean collected
charge are only observable at the pixel bias dots by direct charge collection onto the
bias dot implantation and of about 8 % at the pixel bias grid by indirect capacitive
coupling of the pixel implantation through the p-spray to the bias grid metalization.
For  lifetime  dose  irradiated  modules  at  600  V bias  voltage  the  average collected
charge decreases since the sensor is not fully depleted and charge loss occurs due to
radiation induced trapping centers. A charge loss of 22 % is observed at the bias dots
and of 17 % at the bias grid. The charge loss at the pixel margins is about 5 % and the
highest charge losses are observed at the pixel corners with values up to 33 % in the
bias grid pixel corners. The average collected charge increases with the bias voltage
due to the increasing depth of the depletion zone. The fraction of maximal charge loss
with respect to the average collected charge at the pixel bias grid interface is increas-
ing with the bias voltage, too. Since the collected charges in the regions of maximal
charge loss are comfortably above the electronics threshold, the tracking capability of
the Pixel detector is not affected, but the knowledge of the space resolved charge col-
lection efficiency of pixels and its irradiation and bias voltage dependences allows a
deposited charge correction in ATLAS once the hit positions within a pixel are ob-




not automated test step; operator intervention necessary
automated test step; no operator intervention necessary
Macro file name: 
TurboDAQ primitive list; only executes the corresponding test step
TurboDAQ primitive list; executes the entire sequence of automated test steps 
TurboDAQ primitive list; executes the corresponding test step and all following
ones 
AMBuSh script; executes the corresponding test step or a sequence of tests 
Test parameters:
test parameter, check field or analysis parameter; has to be filled by the operator
test parameter or handling parameter; has to be set by the operator
test parameter; automatically set by the corresponding primitive list, but should
be checked by the operator
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